Gitiles
Code Review
Sign In
review.coreboot.org
/
coreboot
/
cc7cdb19b10fa9b51acf8bc0fa94d202ffa214f3
/
.
/
src
/
soc
/
intel
/
common
/
block
/
xhci
/
Makefile.inc
blob: d1c505e2a4570b183cc5391f8e62dd22937ab224 [
file
] [
log
] [
blame
]
ramstage
-
$
(
CONFIG_SOC_INTEL_COMMON_BLOCK_XHCI
)
+=
xhci
.
c
ramstage
-
$
(
CONFIG_SOC_INTEL_COMMON_BLOCK_XHCI_ELOG
)
+=
elog
.
c
smm
-
$
(
CONFIG_SOC_INTEL_COMMON_BLOCK_XHCI_ELOG
)
+=
elog
.
c