Gitiles
Code Review Sign In
review.coreboot.org / coreboot / bfb11bec3b3fec638adf864a9b9b2cff6671fed8 / . / src / soc / intel / xeon_sp / spr / include / soc
tree: 5d6f81116482e4ce280d7f795aefe7d41bf78ddf [path history] [tgz]
  1. crashlog.h
  2. ddr.h
  3. pci_devs.h
  4. soc_msr.h
  5. soc_util.h
  6. xhci.h