Gitiles
Code Review
Sign In
review.coreboot.org
/
coreboot
/
bfb11bec3b3fec638adf864a9b9b2cff6671fed8
/
.
/
src
/
soc
/
intel
/
xeon_sp
/
spr
tree: 912b6be5d6d5f7b0945bd93d0b5bb228a392e3ff [
path history
]
[
tgz
]
acpi/
include/
chip.c
chip.h
chipset.cb
cpu.c
crashlog.c
ddr.c
hob_display.c
ioat.c
Kconfig
Makefile.mk
numa.c
ramstage.c
reset.c
romstage.c
soc_acpi.c
soc_smihandler_util.c
soc_util.c
upd_display.c
xhci.c