Gitiles
Code Review
Sign In
review.coreboot.org
/
coreboot
/
2255ebaa23d5741e9f6179bfe8b6b3850b143ce8
/
.
/
src
/
mainboard
/
google
/
deltaur
/
variants
/
deltan
/
overridetree.cb
blob: 6a2719b9601fc1d53370ca7eb38808d082ae6d94 [
file
] [
log
] [
blame
]
chip soc
/
intel
/
tigerlake
# PCIe Port 8 for LAN
register
"PcieRpEnable[7]"
=
"1"
register
"PcieClkSrcUsage[3]"
=
"PCIE_CLK_LAN"
register
"PcieClkSrcClkReq[3]"
=
"3"
device domain
0
on
device pci
1f
.
6
on
end
# GbE 0x15FC
end
end