Gitiles
Code Review
Sign In
review.coreboot.org
/
coreboot
/
f94ac9ad7dceced2149e59b63380d8eedfba0c08
/
src
/
soc
/
intel
/
broadwell
/
finalize.c
f94ac9a
soc/intel/broadwell: Use SPDX for GPL-2.0-only files
by Angel Pons
· 4 years, 4 months ago
1c6d8a9
soc: Remove copyright notices
by Patrick Georgi
· 4 years, 5 months ago
1f66809
src: Remove unneeded 'include <arch/io.h>'
by Elyes HAOUAS
· 4 years, 8 months ago
608fbf8
src/soc/intel: Remove unused <stdlib.h>
by Elyes HAOUAS
· 4 years, 9 months ago
3c1e986
soc/intel/broadwell: Use common sb code for SPI lockdown configuration
by Arthur Heymans
· 4 years, 10 months ago
5efee3a
soc/intel/broadwell: Don't reinitialize SPI after lockdown
by Arthur Heymans
· 4 years, 10 months ago
71756c21
soc/intel: Expand SA_DEV_ROOT for ramstage
by Kyösti Mälkki
· 5 years ago
cd49cce
coreboot: Replace all IS_ENABLED(CONFIG_XXX) with CONFIG(XXX)
by Julius Werner
· 5 years ago
9d08c4a
broadwell: Fix CONFIG_SPI_CONSOLE usage
by Duncan Laurie
· 9 years ago
a73b931
tree: drop last paragraph of GPL copyright header
by Patrick Georgi
· 9 years ago
b890a12
Remove address from GPLv2 headers
by Patrick Georgi
· 9 years ago
c99681f
broadwell: Clean up ME device and add new ME10 flow
by Duncan Laurie
· 10 years ago
88bbf16
broadwell: Add a few bits to finalize step
by Duncan Laurie
· 10 years ago
4ee4bd5
broadwell: Change all SoC headers to <soc/headername.h> system
by Julius Werner
· 10 years ago
472d0cb
broadwell: fixed power gating enable for disabled sata port
by Kane Chen
· 10 years ago
9ef9d85
bootstate: use structure pointers for scheduling callbacks
by Aaron Durbin
· 9 years ago
c88c54c
broadwell: add new intel SOC
by Duncan Laurie
· 10 years ago