Gitiles
Code Review Sign In
review.coreboot.org / coreboot / f1b58b78351d7ed220673e688a2f7bc9e96da4e2 / src / northbridge
  1. a9473ec src: Replace common MSR addresses with macros by Elyes HAOUAS · 6 years ago
  2. f33e835 nb/intel/gm45: Use macro instead of magic number by Elyes HAOUAS · 6 years ago
  3. 0f14df4 nb/intel/x4x/raminit: Add missing space by Jonathan Neuschäfer · 6 years ago
  4. d35c7fe amd/mtrr: Fix IORR MTRR by Elyes HAOUAS · 6 years ago
  5. 19f5ba8 amd: Fix non-local header treated as local by Elyes HAOUAS · 6 years ago
  6. 2a1c430 nb/intel/i945: Remove irrelevant conditional statement by Elyes HAOUAS · 6 years ago
  7. d385624 nb/intel/haswell: Consolidate memory controller PCI driver structs by Tristan Corrick · 6 years ago
  8. 1a73eb0 nb/intel/haswell/gma: Support boards that have DDI E connected by Tristan Corrick · 6 years ago
  9. f3127d4 sb/intel/lynxpoint: Automatically generate the ACPI PCI routing table by Tristan Corrick · 6 years ago
  10. 3ffbc7c nb/intel/haswell: Add a PCI ID for a Mini-HD audio controller by Tristan Corrick · 6 years ago
  11. 4817012 nb/intel/haswell: Add a PCI ID for a desktop memory controller by Tristan Corrick · 6 years ago
  12. c4e4193 src: Add missing include <stdint.h> by Elyes HAOUAS · 6 years ago
  13. 718c6fa reset: Finalize move to new API by Nico Huber · 6 years ago
  14. 8a64370 {cpu,drivers,nb,sb}/amd: Replace {MSR,MTRR} addresses with macros by Elyes HAOUAS · 6 years ago
  15. dfbe6bd src: Add missing include <stdint.h> by Elyes HAOUAS · 6 years ago
  16. d522db0 nb/intel/*: Use 2M TSEG instead of 8M on pre-arrandale hardware by Arthur Heymans · 6 years ago
  17. 17ad459 nb/intel/*: Account for cbmem_top alignment by Arthur Heymans · 6 years ago
  18. 794f56b nb/intel/i945: Fix domain resources by Arthur Heymans · 6 years ago
  19. a342f39 src: Remove unneeded whitespace by Elyes HAOUAS · 6 years ago
  20. 5797b2e src: Typo fix (cosmetic) by Peter Lemenkov · 6 years ago
  21. 3e1b3b1 sb/amd/cimx/sb[89]00: Use CF9 reset by Nico Huber · 6 years ago
  22. 68dd00d nb/via/vx900: Use CF9 reset by Nico Huber · 6 years ago
  23. 45022ae intel: Use CF9 reset (part 1) by Patrick Rudolph · 6 years ago
  24. 4fe0cba nb/intel/nehalem: Remove unneeded whitespace by Elyes HAOUAS · 6 years ago
  25. 400ce55 cpu/amd: Use common AMD's MSR by Elyes HAOUAS · 6 years ago
  26. b1ba662 nb/intel/x4x: Fix P45 CAPID max frequency by Arthur Heymans · 6 years ago
  27. 8ddd7d1 nb/intel/x4x: Program read training results to all ranks by Arthur Heymans · 6 years ago
  28. 419bfbc src: Move common IA-32 MSRs to <cpu/x86/msr.h> by Elyes HAOUAS · 6 years ago
  29. 603963e src: Replace MSR addresses with macros by Elyes HAOUAS · 6 years ago
  30. 83bd46e selfboot: remove bounce buffers by Ronald G. Minnich · 6 years ago
  31. d44221f Move compiler.h to commonlib by Nico Huber · 6 years ago
  32. 88607a4 src: Use tabs for indentation by Elyes HAOUAS · 6 years ago
  33. ef20ecc nb/intel/{gm45,i945,pineview}: Use macro instead of GGC address by Elyes HAOUAS · 6 years ago
  34. 5b2a2d0 src/*: normalize Google copyright headers by Patrick Georgi · 6 years ago
  35. b60920d northbridge: Use 'unsigned int' to bare use of 'unsigned' by Elyes HAOUAS · 6 years ago
  36. 62bafca nb/via/vx900: Get rid of device_t by Elyes HAOUAS · 6 years ago
  37. 063e156 nb/amd/pi/00730F01: use MMIO and performance counters from AGESA by Piotr Król · 6 years ago
  38. 8ce59d5 nb/amd/pi/00730F01: Don't use device_t in ramstage by Elyes HAOUAS · 6 years ago
  39. b0c6cff nb/intel/x4x: Don't use cached settings if CPU FSB has been changed by Arthur Heymans · 6 years ago
  40. 9ef07d8 nb/amd/pi/00730F01: Add initial native IVRS support by Timothy Pearson · 8 years ago
  41. 03eb8a8 nb/amd/pi/00730F01: Initialize IOMMU device by Kyösti Mälkki · 8 years ago
  42. 9ce5974 nb/intel/sandybridge: Don't add SMBIOS Table 17 entries on resume by Nico Huber · 6 years ago
  43. 75a62e7 complier.h: add __always_inline and use it in code base by Aaron Durbin · 6 years ago
  44. 0370bcf complier.h: add __noreturn and use it in code base by Aaron Durbin · 6 years ago
  45. 3e3bae0 nb/intel/x4x/gma.c: fix skipping of native graphics init by Stefan Tauner · 6 years ago
  46. e6c8f7e nb/intel/*/gma.c: Skip NGI when VGA decode is not enabled by Arthur Heymans · 6 years ago
  47. 24efe73 nb/intel/sandybridge/raminit: Move fill_smbios17 to ddr3.c by Patrick Rudolph · 6 years ago
  48. eb6f2f5 nb/intel/pineview: Use a common MMCONF_BASE_ADDRESS by Arthur Heymans · 6 years ago
  49. 015339f nb/intel/pineview: Use the correct address for the RCVEN strobe by Arthur Heymans · 6 years ago
  50. 1f6369e nb/intel/pineview: Use i2c block read to fetch SPD by Arthur Heymans · 6 years ago
  51. 2de750b nb/intel/raminit: Remove unused headers by Patrick Rudolph · 6 years ago
  52. 08c9a7c nb/intel/sandybridge/raminit: Fix DIMM type mapping by Patrick Rudolph · 6 years ago
  53. 15e6469 nb/intel/sandybridge: Fill in DIMM serial number by Patrick Rudolph · 6 years ago
  54. 89af71c sandybridge/raminit_common.c: fix printram statement by Iru Cai · 6 years ago
  55. 1faa11e Fix PCI ACPI _OSC methods by Marc Jones · 6 years ago
  56. 8da2fa0 nb/intel/haswell: Always locate mrc.bin in the COREBOOT fmap region by Arthur Heymans · 6 years ago
  57. 3d45000 src: Fix typo by Elyes HAOUAS · 6 years ago
  58. 64f6b71 src/northbridge: Fix typo by Elyes HAOUAS · 6 years ago
  59. bd4a3f8 cpu/amd: Correct number of MCA banks cleared by Marshall Dawson · 6 years ago
  60. 3a2f900 x4x/raminit_ddr23: use MCHBAR AND/OR/AND_OR macros [2/2] by Felix Held · 6 years ago
  61. f83d80b nehalem/raminit: remove read_mchbar functions by Felix Held · 6 years ago
  62. 22ca8cb nehalem/raminit: clean up code and remove write_mchbar functions by Felix Held · 6 years ago
  63. 752cdbc northbridge/nehalem: add MCHBAR8/16 AND_OR macros by Felix Held · 6 years ago
  64. 04be2dd nehalem/raminit: clean up code and use MCHBAR macros by Felix Held · 6 years ago
  65. 29a9c07 nehalem/raminit: remove REAL define and most dead code by Felix Held · 6 years ago
  66. ad691ad sandybridge/raminit_mrc: remove reference to report_platform_info() by Matt DeVillier · 6 years ago
  67. 9fe248f sandybridge/raminit_common: use MCHBAR AND/OR macros in remaining places by Felix Held · 6 years ago
  68. 9cf1dd2 sandybridge/raminit_common: use macro for execute command queue register by Felix Held · 6 years ago
  69. f9b826a sandybridge/raminit_common: use FOR_ALL_CHANNELS macro by Felix Held · 6 years ago
  70. b802c07 sandybridge/raminit_common: use MCHBAR AND/OR/AND_OR macros [2/2] by Felix Held · 6 years ago
  71. 2463aa9 sandybridge/raminit_common: use MCHBAR AND/OR/AND_OR macros [1/2] by Felix Held · 6 years ago
  72. fe68a77 northbridge/sandybridge: add MCHBAR32 AND/OR/AND_OR access macros by Felix Held · 6 years ago
  73. 8908931 nb/intel/gm45: Don't use PCI operations on the pci_domain device by Arthur Heymans · 6 years ago
  74. 15e1b39 nb/intel/pineview: Don't use PCI operations on the pci_domain device by Arthur Heymans · 6 years ago
  75. c6e13b6 nb/intel/x4x: Don't use PCI operations on the pci_domain device by Arthur Heymans · 6 years ago
  76. 1704120 nb/intel/sandybridge: Don't use PCI operations on the pci_domain device by Arthur Heymans · 6 years ago
  77. 432575c x4x/raminit_ddr23: use MCHBAR AND/OR/AND_OR macros [1/2] by Felix Held · 6 years ago
  78. aade90e nb/intel/gm45: Use common code for SMM in TSEG by Arthur Heymans · 7 years ago
  79. 6cd2c2f northbridge/x4x: add MCHBAR AND/OR/AND_OR access macros by Felix Held · 6 years ago
  80. 86b299a northbridge/nehalem: add MCHBAR AND/OR/AND_OR macros by Felix Held · 6 years ago
  81. 00d2b91 northbridge/nehalem: clean up header file by Felix Held · 6 years ago
  82. 2bb3cdf sandybridge/raminit_common: use MCHBAR32 macro everywhere by Felix Held · 6 years ago
  83. 55823c3 sandybridge/raminit: use MCHBAR32 macro everywhere by Felix Held · 6 years ago
  84. b9267f0 sandybridge: add brackets to MCHBAR/EPBAR/DMIBAR access macros by Felix Held · 6 years ago
  85. 708cf4b nb/intel/sandybridge: Bump MRC_CACHE_VERSION by Patrick Rudolph · 6 years ago
  86. ef8c559 nb/intel/sandybridge/report_platform: Move remaining code to sb folder by Patrick Rudolph · 6 years ago
  87. 9e1b9b5 nb/intel/sandybridge: Move CPU report to cpu folder by Patrick Rudolph · 6 years ago
  88. 74203de intel/sandybridge: Don't hardcode platform type by Patrick Rudolph · 7 years ago
  89. 5af2dea nb/intel/sandybridge/raminit: Fix SMBIOS 17 bus width by Patrick Rudolph · 7 years ago
  90. 652c491 nb/intel/sandybridge/raminit: Fix PDWN_mode on desktops by Patrick Rudolph · 7 years ago
  91. 4c2f26c nb/intel/nehalem: Remove the C native graphic init by Arthur Heymans · 6 years ago
  92. db70f3b drivers/tpm: Add TPM ramstage driver for devices without vboot. by Philipp Deppenwiese · 6 years ago
  93. b009ac4 nb/intel/sandybridge/raminit: Fix non ASCII char by Patrick Rudolph · 6 years ago
  94. 5ee9bc1 nb/intel/sandybridge/raminit: Set REFIx9 according to spec by Patrick Rudolph · 7 years ago
  95. edf51d2 AGESA binaryPI: Remove code for CONFIG_CBB!=0 by Kyösti Mälkki · 6 years ago
  96. 113f670 AGESA binaryPI: Fix and optimize for MAX_NODES_NUM by Kyösti Mälkki · 6 years ago
  97. a4fc7be nb/i945/raminit: Correct C0DRAMW & C1DRAMW for 4 DIMMs by Elyes HAOUAS · 6 years ago
  98. fd051dc src/northbridge: Use "foo *bar" instead of "foo* bar" by Elyes HAOUAS · 6 years ago
  99. 21b71ce6 src/nb: Fix non-local header treated as local by Elyes HAOUAS · 6 years ago
  100. 7866d49 arch/x86/acpi: Add DMAR RMRR helper functions by Matt DeVillier · 6 years ago