Gitiles
Code Review Sign In
review.coreboot.org / coreboot / e7a336ac29b1ef5aaa1b0aa4926ed75829b491b1 / src / cpu
  1. 0fa4f6f cpu/allwinner/a10: Fix I2c speed calculation by Martin Roth · 7 years ago
  2. 7b22d84 drivers/pc80: Add optional spinlock for nvram CBFS access by Timothy Pearson · 8 years ago
  3. 5a3f1e5 cpu/samsung/exynos5250: Move update-bl1.sh to 3rdparty/blobs/ by Stefan Reinauer · 7 years ago
  4. c32e80d Drop src/cpu/ indirection for MIPS by Stefan Reinauer · 7 years ago
  5. 44d5342 src/console: Add x86 romstage spinlock option and printk spinlock support by Timothy Pearson · 8 years ago
  6. 704662a qemu-x86: Enable SMP support by Patrick Georgi · 8 years ago
  7. 7c38e1e Remove #ifdef checks on Kconfig symbols by Martin Roth · 8 years ago
  8. ea7b636 fsp_model_406dx: use external microcode .h files for rangeley by Martin Roth · 8 years ago
  9. 149c4c5 x86/smm: Initialize SMM on some CPUs one-by-one by Damien Zammit · 8 years ago
  10. 2733846 cpu/amd/fam10h-15h: Enable DFE on Family 15h HT3 links by Timothy Pearson · 8 years ago
  11. f8549e8 cpu/amd/fam10h-15h: Fix link type detection and XCS buffer count setup by Timothy Pearson · 8 years ago
  12. 346fcb2 cpu/amd/fam10h-15h: Force iolink detect to either 1 or 0 by Timothy Pearson · 8 years ago
  13. 16a3a75 cpu/amd/family_10h-family_15h: Apply missing Family 15h errata fixes by Timothy Pearson · 8 years ago
  14. 20d9fb4 amd/car: don't apply Fam10h/Fam12h Errata 343 fix to Fam0Fh by Jonathan A. Kollasch · 8 years ago
  15. e597e63 FSP 1.0: Fix CAR issues - broken timestamps and console by Ben Gardner · 8 years ago
  16. 50001b8 northbridge/amd/amdht: Add isochronous setup support by Timothy Pearson · 8 years ago
  17. 68130f5 amd/amdfam10: Control Fam15h cache partitioning via nvram by Timothy Pearson · 8 years ago
  18. 593f5c8 Unify OBJCOPY arguments throughout various x86 stages by Stefan Reinauer · 8 years ago
  19. 0cf0805 cpu/intel/socket_FCBGA559: Add new socket for Atom D5xx by Damien Zammit · 8 years ago
  20. a52d5d1 cpu/amd/fam15h: Set up Link Base Channel Buffer Count registers by Timothy Pearson · 8 years ago
  21. 991f184 cpu/amd: de-duplicate MSR include files by Stefan Reinauer · 8 years ago
  22. baa1acd cpu/amd/fam10h15h: Set up SRI to XCS Token Count registers on Family 15h by Timothy Pearson · 8 years ago
  23. aab3ad2 cpu/amd/family_10h-family_15h: Set up cache controls on Family 15h to improve performance by Timothy Pearson · 8 years ago
  24. 71b8f01 cpu/amd/family_10h-family_15h: Set up link XCS token counts on Family 15h by Timothy Pearson · 8 years ago
  25. 99f8042 cpu/amd/family_10h-family_15h: Configure NB register 2 by Timothy Pearson · 8 years ago
  26. 42b6265 cpu/amd/car/post_cache_as_ram: Avoid trailing spaces by Paul Menzel · 8 years ago
  27. 965704a amd/family_10h-family_15h: Fix poor performance on Family 15h CPUs by Timothy Pearson · 8 years ago
  28. 7c55f37 northbridge/amd/amdht: Add support for HT3 2.8GHz and up link frequencies by Timothy Pearson · 8 years ago
  29. 5173bb7 cpu/amd/family_10h-family_15h: Fix incorrect revision detection by Timothy Pearson · 8 years ago
  30. 0f1553b nb/amd/amdfam10: Add HyperTransport probe filter support by Timothy Pearson · 8 years ago
  31. 5cf5828 fsp1_0: Remove hardcoded microcode locations by Martin Roth · 8 years ago
  32. e536a4d cpu/amd/fam10h-fam15h: Set northbridge throttle values by Timothy Pearson · 8 years ago
  33. 51cfbcd cpu/amd/fam10h-fam15h: Bring HT register configuration in line with BKDG by Timothy Pearson · 8 years ago
  34. 1455437 x86: Add Kconfig to disable early bootblock postcodes by Martin Roth · 8 years ago
  35. 0122afb cpu/amd/fam10h-fam15h: Update Fam15h APIC config and startup sequence by Timothy Pearson · 8 years ago
  36. d35c264 intel/fsp_model_406dx: Load APs microcode in model_406dx_init by David Guckian · 8 years ago
  37. 5f06d53 intel/fsp_rangeley: Load BSP microcode in bootblock by David Guckian · 8 years ago
  38. 323a2af cpu/amd/fam10h-15h: Fix BSP stack corruption on 32-core Fam10 systems by Timothy Pearson · 8 years ago
  39. 3ca4116 amd/model_fxx: Check FID&VID Support for the BSP (too) by Urja Rannikko · 8 years ago
  40. 38508a0 cpu/amd: Fix AMD Family 15h ECC initialization reliability issues by Timothy Pearson · 8 years ago
  41. 6b6c653 cpu/x86/lapic: Add stack overrun detection by Timothy Pearson · 8 years ago
  42. 83abd81 cpu/amd: Add CC6 support by Timothy Pearson · 8 years ago
  43. 1f78099 cpu/amd/car: Add romstage BSP stack overrun detection by Timothy Pearson · 8 years ago
  44. 4c50269 cpu: Add a way to use microcode .h files back to the build by Martin Roth · 8 years ago
  45. 00018c8 amd/model_fxx: fix code style in FID&VID support check by Urja Rannikko · 8 years ago
  46. 2d72345 cpu/intel: Add socket BGA1284 by Marc Jones · 8 years ago
  47. 8bd1c36 cpu/amd/family_10h-family_15h: Increase BSP stack size by Timothy Pearson · 8 years ago
  48. 4e0d794 cpu/amd/family_10h-family_15h: Add Family 15h microcode file by Timothy Pearson · 8 years ago
  49. ed98e94 amd/00730F01: Add correct CPU model by Kyösti Mälkki · 8 years ago
  50. 740edf4 AMD binaryPI: Fix include paths by Kyösti Mälkki · 8 years ago
  51. 855fc1f cpu/microcode: Remove EXTERNAL / ADDED_DURING_BUILD variables by Timothy Pearson · 8 years ago
  52. c1daad2 cpu/amd/model_fxx: Backport PowerNow! core count fix from Family 10h by Timothy Pearson · 8 years ago
  53. 730a043 cpu/amd: Add initial AMD Family 15h support by Timothy Pearson · 8 years ago
  54. d150006 cpu/amd/family_10h-family_15h: Use correct label for break state by Timothy Pearson · 8 years ago
  55. b30d7ed cpu/amd: Move model_10xxx to family_10h-family_15h by Timothy Pearson · 8 years ago
  56. a73b931 tree: drop last paragraph of GPL copyright header by Patrick Georgi · 8 years ago
  57. 0ace013 sandybridge: Disable parallel CPU initialization by Nico Huber · 8 years ago
  58. f7613ec cpu: port amd/pi to 64bit by Stefan Reinauer · 8 years ago
  59. 01327d1 smm: 64bit fixes by Stefan Reinauer · 8 years ago
  60. dd132a5 AMD mainboards: Fix 64bit BiosCallOuts.c by Stefan Reinauer · 8 years ago
  61. 5c5c4a6 cpu/amd/model_fxx: Clear out unused / stale MTRRs in ramstage by Timothy Pearson · 8 years ago
  62. e3b5d36 cpu/amd/model_fxx: Enable FIDVID code on Socket F K8 by Timothy Pearson · 8 years ago
  63. 6b171b3 cpu/amd/model_fxx: Backport APIC code and debug aids from Family 10h by Timothy Pearson · 8 years ago
  64. e67d240 cpu/amd/car: Honor BKDG recommendations for DisFillP in CAR by Timothy Pearson · 8 years ago
  65. c6cd5d4 cpu/amd/model_fxx: Fix invalid P-state power values by Timothy Pearson · 8 years ago
  66. 529fd81 cpu/amd/model_fxx: Add Socket F CPU ID mappings by Timothy Pearson · 8 years ago
  67. ce2564a smmhandler: on i945..nehalem, crash if LAPIC overlaps with ASEG by Patrick Georgi · 8 years ago
  68. 158d001 cpu/intel/fsp_model_206ax: Load microcode in coreboot by Martin Roth · 8 years ago
  69. 2003844 cpu/amd/car: Add initial Suspend to RAM (S3) support by Timothy Pearson · 8 years ago
  70. d1adafe cpu: create an empty file when no microcode files are given by Alexander Couzens · 8 years ago
  71. 83c3c9e cpu/amd/car: Use standard integer types in post_cache_as_ram.c by Timothy Pearson · 8 years ago
  72. d657446 cpu/amd/car: remove PRINTK_IN_CAR #define that was hardcoded to 1 by Timothy Pearson · 8 years ago
  73. 1c4508e cpu/amd: Add initial support for AMD Socket G34 processors by Timothy Pearson · 8 years ago
  74. 469f593 cpu/intel: Move Power notification ASL code into `common/acpi` by Paul Menzel · 8 years ago
  75. 38629f5 cpu/amd/model_10xxx: Clean up debugging statements by Timothy Pearson · 8 years ago
  76. 3404625 model_fxx/powernow: add dual core Socket F TDPs by Jonathan A. Kollasch · 8 years ago
  77. bf6b83a Revert "Remove sandybridge and ivybridge FSP code path" by Martin Roth · 8 years ago
  78. 24e6d04 cpu/amd/model_10xxx: Install AMD-provided microcode files in CBFS by Timothy Pearson · 8 years ago
  79. 6a70dbc cpu/x86/mtrr: Add MTRR index and total MTRRs to error message by Paul Menzel · 8 years ago
  80. 86091f9 cpu/mtrr.h: Fix macro names for MTRR registers by Alexandru Gagniuc · 8 years ago
  81. 5856240 Revert "Remove FSP Rangeley SOC and mohonpeak board support" by Martin Roth · 8 years ago
  82. 83e4c56 cpu/amd/microcode: Update parser to use stock microcode blobs by Audrey Pearson · 8 years ago
  83. 75c51d9 x86: add standalone verstage support by Aaron Durbin · 8 years ago
  84. ee2740b arch/x86/bootblock: Do not include non-code files in bootblock.S by Alexandru Gagniuc · 8 years ago
  85. 72bb66e x86/bootblock: Use LDFLAGS_bootblock to enable garbage collection by Alexandru Gagniuc · 8 years ago
  86. cc32842 cpu/Makefile.inc: Only inculde x86 subdir if ARCH_x86 is selected by Alexandru Gagniuc · 8 years ago
  87. 959478a Remove FSP Rangeley SOC and mohonpeak board support by Alexandru Gagniuc · 8 years ago
  88. fb50124 Remove sandybridge and ivybridge FSP code path by Alexandru Gagniuc · 8 years ago
  89. ecf2eb4 sandybridge ivybridge: Treat native init as first class citizen by Alexandru Gagniuc · 8 years ago
  90. 1d85700 cpu: microcode: Use microcode stored in binary format by Alexandru Gagniuc · 8 years ago
  91. 9796f60 coreboot: move TS_END_ROMSTAGE to one spot by Aaron Durbin · 8 years ago
  92. 59598b2 qemu: initialize lapic by Gerd Hoffmann · 8 years ago
  93. d4dd44c linking: add and use LDFLAGS_common by Aaron Durbin · 8 years ago
  94. dde7629 rmodule: use program.ld for linking by Aaron Durbin · 8 years ago
  95. 14714e1 x86: link romstage like the other architectures by Aaron Durbin · 8 years ago
  96. 0f045a6 intel/model_2065x/Kconfig: Don't use LAPIC_MONOTONIC_TIMER by Martin Roth · 8 years ago
  97. 3953e39 x86: bootblock: remove linking and program flow from build system by Aaron Durbin · 8 years ago
  98. 6c950da cpu: fix cpu_microcode class by Aaron Durbin · 8 years ago
  99. f55e668 microcode: Unify rules to add microcode to CBFS once again by Alexandru Gagniuc · 8 years ago
  100. 649901e amd/geode_lx: make done_cache_as_ram_main global by Aaron Durbin · 8 years ago