Gitiles
Code Review Sign In
review.coreboot.org / coreboot / e1ecfc93af4918c2a9a4647cf550cb7ecc2b92d6 / src / soc / intel / common / raminit.c
  1. e1ecfc9 intel: update common and FSP cache-as-ram parameters by Aaron Durbin · 9 years ago
  2. 789f2b6 fsp1_1: provide binding to UEFI version by Aaron Durbin · 9 years ago
  3. 9dcd4f0 fsp raminit: Add romstage_params to soc_memory_init_params by Duncan Laurie · 9 years ago
  4. bbbfbf2 intel fsp: remove CHIPSET_RESERVED_MEM_BYTES by Aaron Durbin · 9 years ago
  5. 40c0543 Intel/common: Remove copyright address by Lee Leahy · 9 years ago
  6. 0946ec3 Intel Common SOC: Add romstage support by Lee Leahy · 9 years ago