Gitiles
Code Review Sign In
review.coreboot.org / coreboot / df9cdcfc383ac38c2238fd6d640c9260028906f7 / src / cpu / intel / car / non-evict / cache_as_ram.S
  1. df9cdcf arch/x86/car.ld: Rename suffix _start/_end by Arthur Heymans · 4 years, 9 months ago
  2. 838d8b0 AUTHORS: Move src/cpu/intel copyrights into AUTHORS file by Martin Roth · 5 years ago
  3. 8e646e7 cpu/intel/haswell: Use C_ENVIRONMENT_BOOTBLOCK by Arthur Heymans · 6 years ago
  4. cd49cce coreboot: Replace all IS_ENABLED(CONFIG_XXX) with CONFIG(XXX) by Julius Werner · 5 years ago
  5. eeedf83 cpu/intel/car/*/cache_as_ram.S: Add brackets around operand by Arthur Heymans · 6 years ago
  6. 87930b3 cpu/intel/car: Remove unneeded white space by Elyes HAOUAS · 6 years ago
  7. 19e7273 cpu/intel/socket_FCBGA559: Use the non-evict cache as ram setup by Arthur Heymans · 6 years ago
  8. 48bf712 cpu/intel/car/non-evict: Update microcode in CAR setup by Arthur Heymans · 6 years ago
  9. c641f7e cpu/intel/car: Prepare for C_ENVIRONMENT_BOOTBLOCK by Kyösti Mälkki · 6 years ago
  10. a28befd car/non-evict/cache_as_ram.S: Use tabs instead of spaces by Arthur Heymans · 6 years ago
  11. 348b79f cpu/intel/car: Align the stack to 16 bytes before romstage_main by Arthur Heymans · 6 years ago
  12. c2ccc97 cpu/intel/car/non-evict: Improve a few things by Arthur Heymans · 6 years ago
  13. dd4d895 cpu/intel/car/non-evict: Prepare for some POSTCAR_STAGE support by Arthur Heymans · 6 years ago