Gitiles
Code Review Sign In
review.coreboot.org / coreboot / da9302a2c42038594ed0127b8887c7d984cd65e1 / src / northbridge / intel / sandybridge / raminit.c
  1. cf81b82 CMOS: Move MRC seed offset into upper bank by Duncan Laurie · 12 years ago
  2. d4ee808 sandybridge: reinitialize usbdebug after MRC by Sven Schnelle · 12 years ago
  3. 696262b More descriptive error messages in Sandybridge raminit code by Stefan Reinauer · 12 years ago
  4. 1244f4b Rework Sandybridge MRC cache handling by Stefan Reinauer · 12 years ago
  5. f125d80 Add missing newline to printk in Sandybridge init code by Stefan Reinauer · 12 years ago
  6. 7a3f36a Sandybridge: Display platform information early by Vadim Bendebury · 12 years ago
  7. 7b508dd Only send ME Dram Init Done message on Sandybridge by Duncan Laurie · 12 years ago
  8. 6ea86b1 Sandybridge: Temporarily disable MRC cache finding code by Stefan Reinauer · 12 years ago
  9. 00636b0 Add support for Intel Sandybridge CPU (northbridge part) by Stefan Reinauer · 12 years ago