Gitiles
Code Review
Sign In
review.coreboot.org
/
coreboot
/
d466e6a8746c6dcdba8969618a3258093ae2392b
/
src
/
cpu
/
via
cfcc9ca
* split model_centaur into model_c3 and model_c7
by Stefan Reinauer
· 16 years ago
aeea7c1
Via C3 datasheets don't make any mention of microcode updates, and the
by Corey Osgood
· 17 years ago
c9f8a67
This patch adds the pci ids of c7 cpus to the existing model_centaur. c3
by Corey Osgood
· 17 years ago
124e4a4
analog changes for the cpu_driver structures...
by Stefan Reinauer
· 17 years ago
5eca348
Add newer Via Nehemiah stepping levels.
by Jonathan McDowell
· 18 years ago
af77a61
add another Via C3 cpu id reported by grzegorz@el-kom.pl
by Stefan Reinauer
· 19 years ago
9442591
fixed fsf address
by Ronald G. Minnich
· 19 years ago
43225bc
EPIA-M fixup
by Ronald G. Minnich
· 19 years ago
afa190e
Add VIA C3 Nehemiah CPUID, as reported by Doug Bell.
by Jonathan McDowell
· 19 years ago
69afe28
mpspec.h: Tweak the write_smp_table macro so that it is safe if passed a complex expression.
by Eric Biederman
· 20 years ago
0afcba7
Changes to allow Via/Epia code to be compiled after recent code changes.
by Mark Wilkinson
· 20 years ago