Gitiles
Code Review Sign In
review.coreboot.org / coreboot / c770ad624605d76b75bc70c15e69639b79691346 / src / soc / intel / braswell / chip.h
  1. 4f96137 soc/intel/braswell: Unify DPTF enablement by Matt DeVillier · 10 months ago
  2. 8d5b674 soc/intel/braswell: Set GNVS DPTE via devicetree by Angel Pons · 2 years, 11 months ago
  3. fbca40c soc/intel/braswell/chip.h: Use `bool` type by Angel Pons · 2 years, 11 months ago
  4. 05d1e9e soc/intel/braswell,skylake: Drop logo parameters from devicetree by Kyösti Mälkki · 3 years, 7 months ago
  5. 233ae19 soc/intel/braswell: Clean up devicetree settings by Angel Pons · 3 years, 8 months ago
  6. 2854f40 src/soc/intel: Drop unneeded empty lines by Elyes HAOUAS · 4 years ago
  7. 6b5bc77 treewide: Remove "this file is part of" lines by Patrick Georgi · 4 years, 3 months ago
  8. b8a0cd1 src: Remove not used 'include <smbios.h>' by Elyes HAOUAS · 4 years, 5 months ago
  9. ba38f37 soc/intel/braswell: Use SPDX for GPL-2.0-only files by Angel Pons · 4 years, 4 months ago
  10. 8ff2ecd soc/intel/braswell: add ACPI backlight support by Matt DeVillier · 4 years, 5 months ago
  11. aee7ab2 soc/intel/braswell: Clean up by Angel Pons · 4 years, 5 months ago
  12. 1c6d8a9 soc: Remove copyright notices by Patrick Georgi · 4 years, 5 months ago
  13. 915d1ea soc/intel/braswell/chip.h: Include smbios.h for Type9 Entries by Michał Żygowski · 4 years, 5 months ago
  14. f26a198 soc/intel/braswell/chip.h: Add IGD_MEMSIZE_xxMB by Frans Hendriks · 4 years, 11 months ago
  15. cd2aa47 devicetree: Remove duplicate chip_ops declarations by Kyösti Mälkki · 5 years ago
  16. ec56216 soc/intel/bsw: Move memory init values into `romstage.h` by Nico Huber · 5 years ago
  17. fd7440d soc/intel/braswell: add default option to use public FSP by Matt DeVillier · 5 years ago
  18. 2c63017 soc/intel/braswell: Correct serial IRQ support by Frans Hendriks · 5 years ago
  19. 348a6d5 soc/intel/braswell: add USB2 PHY PERPORTRXISET UPD by Kevin Chiu · 8 years ago
  20. 0c68530 soc/intel/braswell: Add I2C clock config options by Divagar Mohandass · 9 years ago
  21. d94cff6 soc/intel/braswell: Fix most of the issues detected by checkpatch by Lee Leahy · 7 years ago
  22. 6598b91 soc/intel/braswell: Fix spacing issues detected by checkpatch by Lee Leahy · 7 years ago
  23. cc728f0 soc/braswell: Add interface to program USB2_COMPBG register by shkim · 9 years ago
  24. c4153c1 Strago: Enable CA Mirror by Shobhit Srivastava · 9 years ago
  25. 89a6685 soc/braswell: Disable SD card detect simulation in FSP by Divya Sasidharan · 9 years ago
  26. aff502e soc/braswell: Fix DSP clock by fdurairx · 9 years ago
  27. a73b931 tree: drop last paragraph of GPL copyright header by Patrick Georgi · 9 years ago
  28. 13cd331 Braswell: Modify CB to accomodate new FSPv83 by Subrata Banik · 9 years ago
  29. 789f2b6 fsp1_1: provide binding to UEFI version by Aaron Durbin · 9 years ago
  30. 5468e94 intel/braswell: fix build by Jenny TC · 9 years ago
  31. 153ae10 BCRD2: Enable PMIC SVID config by Jenny TC · 9 years ago
  32. acb9c0b Braswell: Update to end of June. by Lee Leahy · 9 years ago
  33. 3247172 Braswell: Add Braswell SOC support by Lee Leahy · 9 years ago
  34. 25509ee Remove address from GPLv2 headers by Patrick Georgi · 9 years ago
  35. 77ff0b1 Braswell: Use Baytrail as Comparison Base by Lee Leahy · 9 years ago