Gitiles
Code Review Sign In
review.coreboot.org / coreboot / b3a8cc54dbaf833c590a56f912209a5632b71f49 / src / arch / x86 / memlayout.ld
  1. d30c129 arch/x86: Use fixed size limit with RELOCATABLE_RAMSTAGE by Kyösti Mälkki · 6 years ago
  2. 7f8afe0 arch/x86: introduce postcar stage/phase by Aaron Durbin · 8 years ago
  3. ccd300b arch/x86: Allow soc/chipset to set linking address by Andrey Petrov · 8 years ago
  4. 65ac3d8 x86: make bootblock size for C_ENVIRONMENT_BOOTBLOCK configurable by Aaron Durbin · 9 years ago
  5. eb907b3 arch/x86: link bootblock like other stages for C_ENVIRONMENT_BOOTBLOCK by Aaron Durbin · 9 years ago
  6. a73b931 tree: drop last paragraph of GPL copyright header by Patrick Georgi · 9 years ago
  7. 75c51d9 x86: add standalone verstage support by Aaron Durbin · 9 years ago
  8. 294ce85 x86: remove double link step for romstage by Aaron Durbin · 9 years ago
  9. 956c4f2 x86: link romstage and ramstage with 1 file by Aaron Durbin · 9 years ago