Gitiles
Code Review Sign In
review.coreboot.org / coreboot / aef8542d810b737fe2653dcca1d9566292b3b65d / src / soc
  1. 5817386 Reinvent I2C ops by Nico Huber · 7 years ago
  2. 0f2dd1e include/device: Split i2c.h into three by Nico Huber · 7 years ago
  3. 5f84310 soc/intel/common/block: Add functions to common CPU library code by Shaunak Saha · 7 years ago
  4. 3211117 soc/intel/cannonlake: Add SPI flash controller driver by Lijian Zhao · 7 years ago
  5. 201fa8f intel/cannonlake/chip: Add initial PCI enum support by Pratik Prajapati · 7 years ago
  6. dc1e6bc intel/common/block/fast_spi: Add config option to disable write status by Duncan Laurie · 7 years ago
  7. d0269a6 soc/intel/apollolake: Fix CONFIG_FSP_CAR build error by Marshall Dawson · 7 years ago
  8. e0b5795 soc/intel/skylake: Configure FSP to skip ME MBP step by Duncan Laurie · 7 years ago
  9. 3e55044 soc/intel/cannonlake: Add proper support to enable UART2 in 16550 mode by Subrata Banik · 7 years ago
  10. b27aa82 soc/intel/skylake: Add proper support to enable UART2 in 16550 mode by Subrata Banik · 7 years ago
  11. 588c2c4 soc/intel/cannonlake: Rectify LPC Lock Enable (LE) bit definition by Subrata Banik · 7 years ago
  12. 07f5b62 soc/intel/common/block: Fix PMC common block dependency by Shaunak Saha · 7 years ago
  13. 752dc8e soc/intel/apollolake: Rename SRAM BAR0 and BAR2 macros by V Sowmya · 7 years ago
  14. 1e6b980 soc/intel/apollolake: Provide option to use Common MP Init by Barnali Sarkar · 7 years ago
  15. 2f764f7 soc/intel/cannonlake: Call into FSP siliconinit by Lijian Zhao · 7 years ago
  16. 8465a81 soc/intel/cannonlake: Add postcar stage support by Lijian Zhao · 7 years ago
  17. efa606b soc/intel/common/block: Add LPC Common code and use it for APL by Ravi Sarawadi · 7 years ago
  18. a045fb9 soc/intel/{cannonlake,skylake}: fix PCH_P2SB_EPMASK macro by Aaron Durbin · 7 years ago
  19. 6bfcf66 stoneyridge: Fix CPU ASL \_PR table by Marc Jones · 7 years ago
  20. 029dfff i2c: Move to Linux like `struct i2c_msg` by Nico Huber · 7 years ago
  21. 6037b20 soc/intel/cannonlake: Remove unused systemagent registers by Subrata Banik · 7 years ago
  22. 4277667 soc/intel/cannonlake: Initialize struct member to 0 by Subrata Banik · 7 years ago
  23. cdea598 common/block/lpss: Add CLK read function into LPSS common by Subrata Banik · 7 years ago
  24. dfeb1c4 stoneyridge: Rename hudson to southbridge by Marc Jones · 7 years ago
  25. ae15486 soc/cannonlake: Enable SMM code for Cannon Lake by Brandon Breitenstein · 7 years ago
  26. b58366a soc/intel/cannonlake: Add missing _PCH_DEV definitions by Furquan Shaikh · 7 years ago
  27. ea4ece6 soc/intel/apollolake: Enable UART debug controller on S3 resume by Furquan Shaikh · 7 years ago
  28. 9602483 soc/intel/skylake: Enable UART debug controller on S3 resume by Furquan Shaikh · 7 years ago
  29. a8198eb soc/intel/common/uart: Add support for enabling UART debug controller on resume by Furquan Shaikh · 7 years ago
  30. 3b90b5f soc/intel/common/lpss: Add lpss_is_controller_in_reset by Furquan Shaikh · 7 years ago
  31. 3406dd6 soc/intel/common/uart: Refactor uart_common_init by Furquan Shaikh · 7 years ago
  32. cc22b73 soc/intel/common/block: Add CNL, APL and GLK CPU device IDs by Barnali Sarkar · 7 years ago
  33. 58810c7 soc/intel/apollolake: Add file path check by Hannah Williams · 7 years ago
  34. 60ce615 intel/common/block/smm: Update smihandler to handle gpi by Brandon Breitenstein · 7 years ago
  35. 46e293d soc/intel/common: smi handler fix comilation error by Aaron Durbin · 7 years ago
  36. aa3d78d soc/intel/cannonlake: Add ramstage SystemAgent support by Lijian Zhao · 7 years ago
  37. 9cbf3b1 common/block/smm: Update SMM common code for io trap handling by Brandon Breitenstein · 7 years ago
  38. 86b9467 soc/intel: Remove ACPI notification for fan speed change by Sumeet Pawnikar · 7 years ago
  39. 93cdc8b soc/intel/apollolake: Use common PMC for apollolake by Shaunak Saha · 7 years ago
  40. 83e9823 soc/intel/common: Use common PMC for SMM by Shaunak Saha · 7 years ago
  41. 9dffbdd soc/intel/common/block: Add Intel PMC support by Shaunak Saha · 7 years ago
  42. 2991f3c soc/intel/skylake: Log wakes caused by PME on internal bus and PCIE RP by Naresh G Solanki · 7 years ago
  43. 2cfdde7 soc/intel/braswell: Fix SPI write after FLOCKDN is set by Hannah Williams · 9 years ago
  44. e88fa49 soc/intel/cannonlake: Add memory map support by Lijian Zhao · 7 years ago
  45. 6683e40 usbdebug: Refactor early enable by Kyösti Mälkki · 7 years ago
  46. d1a0c57 usbdebug: Consolidate EHCI_BAR setup by Kyösti Mälkki · 7 years ago
  47. ab1d2ac usbdebug: Remove redundant setup by Kyösti Mälkki · 7 years ago
  48. 7c5eb07 rockchip: gpio: Correct rk3399 pmu gpio pull setting by Lin Huang · 7 years ago
  49. 589474f rockchip: gpio: add gpio_pull argument in gpio_input_irq() function by Lin Huang · 7 years ago
  50. f3bf7d0 soc/intel/common: Add lpss.c to ramstage by Furquan Shaikh · 7 years ago
  51. bbedef9 soc/intel/common: Add Cannonlake pci ids for common by Lijian Zhao · 7 years ago
  52. 9156cac soc/amd/stoneyridge: Use generic gpio library by Marc Jones · 7 years ago
  53. 5a752f7 soc/intel/apollolake: Skip disabled IGD device by Subrata Banik · 7 years ago
  54. d00d682 soc/intel/skylake: Skip disabled IGD device by Subrata Banik · 7 years ago
  55. dcf99b0 soc/intel/cannonlake: Sort Kconfig for Cannonlake by Lijian Zhao · 7 years ago
  56. ea5336d soc/intel/braswell/Kconfig: select RELOCATABLE_RAMSTAGE by Matt DeVillier · 7 years ago
  57. 1ac0aa9 soc/nvidia/tegra*: force using our headers instead of compiler's/system's by Patrick Georgi · 7 years ago
  58. 6c581bc soc/dmp/vortex86: Fix CMOS read and random RTC reset by Martin Roth · 7 years ago
  59. a1b0793 soc/amd/stoneyridge: Add GPIO functions to romstage by Marc Jones · 7 years ago
  60. 8040fbf soc/amd/stoneyridge: Fix GPIO bank1 control definition by Marshall Dawson · 7 years ago
  61. 5ebc865 soc/amd/stoneyridge: Move ACPI MADT table to soc by Marc Jones · 7 years ago
  62. 257db58 soc/amd/stoneyridge: Add GNVS by Marc Jones · 7 years ago
  63. a61884a soc/intel/apollolake: Add CNVI and PCIE IRQs for GLK by Hannah Williams · 7 years ago
  64. a1af090 soc/intel/skylake: Remove incorrect ME PG-status print by Barnali Sarkar · 7 years ago
  65. b14e04b soc/amd/stoneyridge: Remove unused SD controller by Marshall Dawson · 7 years ago
  66. e7557de soc/amd/stoneyridge: Enable verstage support by Marshall Dawson · 7 years ago
  67. 9df969a soc/amd/common: Convert to C_ENVIRONMENT_BOOTBLOCK by Marshall Dawson · 7 years ago
  68. c95d6ff soc/amd/stoneyridge: Convert 48Mhz enable to read/write32 by Marshall Dawson · 7 years ago
  69. 7bf860f soc/amd/stoneyridge: Clarify BAR mask in SPI base by Marshall Dawson · 7 years ago
  70. 03e44f4 soc/intel/cannonlake: Correct gpio definition by Lijian Zhao · 7 years ago
  71. 38b6100 soc/intel/apollolake: Make usage of RAPL selectable by Mario Scheithauer · 7 years ago
  72. 58eb634 soc/intel/skylake/igd.c: check return value of init_igd_opregion by Martin Kepplinger · 7 years ago
  73. efc0fa0 soc/intel/skylake/chip.h: Provide enum values for SataMode by Nico Huber · 7 years ago
  74. 09195ac soc/intel/apollolake: Update memory HOB info save function by Ravi Sarawadi · 7 years ago
  75. ab94ba3 intel/common/block/itss: Extend itss_irq_init() to handle IOSF 1.0 by Werner Zeh · 7 years ago
  76. 3cbd3b0 soc/intel/skylake: Add IGD id for mobile Xeon with GT2 by Nico Huber · 7 years ago
  77. 8154171 soc/intel/skylake: soc/intel/skylake: Initialize struct member to 0 by Subrata Banik · 7 years ago
  78. 4859ce0 soc/intel/skylake: Skip Spi Flash Lockdown from FSP by Barnali Sarkar · 7 years ago
  79. 8e51319 soc/intel/common/block: Modify fast_spi_lock_bar function by Barnali Sarkar · 7 years ago
  80. 130f266 soc/intel/common/block: Add max SPI transaction time-out as 5 sec by Barnali Sarkar · 7 years ago
  81. c1055ab soc/intel/skylake: Use common opregion implementation by Patrick Rudolph · 7 years ago
  82. b4560cd Update files with no newline at the end by Martin Roth · 7 years ago
  83. 467a87a Fix files with multiple newlines at the end. by Martin Roth · 7 years ago
  84. 3f6421e soc/intel/cannonlake: Keep variable from going out of scope by Martin Roth · 7 years ago
  85. 80358a1 Revert "soc/intel/cannonlake: Add postcar stage support" by Martin Roth · 7 years ago
  86. 70de396 Revert "soc/intel/cannonlake: Call into FSP siliconinit" by Martin Roth · 7 years ago
  87. 837afb0 soc/intel/apollolake: Add pci device id for GLK IGD by Hannah Williams · 7 years ago
  88. dbe7f89 soc/intel/cannonlake: Call into FSP siliconinit by Lijian Zhao · 7 years ago
  89. 399c022 soc/intel/cannonlake: Add postcar stage support by Lijian Zhao · 7 years ago
  90. c319854 soc/intel/skylake: Perform LPC offset read after lockdown operation by Subrata Banik · 7 years ago
  91. 8e39009 common/block/fast_spi: Perform SPI offset read after lock down operation by Subrata Banik · 7 years ago
  92. ba3ae3e soc/intel/skylake: Rectify LPC Lock Enable (LE) bit definition by Subrata Banik · 7 years ago
  93. 3ff14a0 soc/intel/apollolake: Bring in delta for GLK SOC by Hannah Williams · 7 years ago
  94. a77c68a soc/intel/cannonlake: Make ramstage relocatable by Lijian Zhao · 7 years ago
  95. 65943e1 soc/intel/common/gpio: add helpers for relative pin calcuations by Aaron Durbin · 7 years ago
  96. ac8e4db soc/intel/common/gpio: fix gpi_status_get() by Aaron Durbin · 7 years ago
  97. ea864f4 soc/intel/skylake: Remove dead `CONFIG_PRE_GRAPHICS_DELAY` by Nico Huber · 7 years ago
  98. 959ac07 soc/intel/skylake/igd: Remove dead quirk from dead code path by Nico Huber · 7 years ago
  99. 9dc62ea soc/intel/skylake: Fix broken memory info HOB scanning by Nico Huber · 7 years ago
  100. fb95a52 soc/intel/common/smbios: Amend debug message by Nico Huber · 7 years ago