Gitiles
Code Review
Sign In
review.coreboot.org
/
coreboot
/
9631016660423d0585a1
/
src
/
soc
/
nvidia
/
tegra132
/
ccplex.c
a73b931
tree: drop last paragraph of GPL copyright header
by Patrick Georgi
· 9 years ago
37a5d15
cbfs: add struct cbfsf
by Aaron Durbin
· 9 years ago
899d13d
cbfs: new API and better program loading
by Aaron Durbin
· 9 years ago
b890a12
Remove address from GPLv2 headers
by Patrick Georgi
· 9 years ago
2f37bd6
arm(64): Globally replace writel(v, a) with write32(a, v)
by Julius Werner
· 10 years ago
d21a329
arm(64): Replace write32() and friends with writel()
by Julius Werner
· 10 years ago
9b99d7b
t132: add RAM repair to cluster 1
by Yen Lin
· 10 years ago
96195ee
tegra132: Change all SoC headers to <soc/headername.h> system
by Julius Werner
· 10 years ago
4f9150b
tegra132: measure romstage timings
by Aaron Durbin
· 10 years ago
ba16725
tegra132/rush/ryu: Use CLK_RST_REG instead of &clk_rst->...
by Furquan Shaikh
· 10 years ago
68a672c
tegra132: Clean up clock register writes
by Furquan Shaikh
· 10 years ago
4058d7b
tegra132: refactor cpu startup code
by Aaron Durbin
· 10 years ago
b9894ef
tegra132: convert to stopwatch API
by Aaron Durbin
· 10 years ago
5626d8f
t132: bring up 64-bit denver core
by Aaron Durbin
· 10 years ago
d2907c1
t132: kick off core complex after loading MTS microcode
by Aaron Durbin
· 10 years ago
3aca2cd
t132: load MTS microcode
by Aaron Durbin
· 10 years ago