Gitiles
Code Review Sign In
review.coreboot.org / coreboot / 7cba1c486beb9287dc563784904d2a8e0235340a / src / southbridge / intel / bd82x6x / lpc.c
  1. b06a249 bd82x6x: Move calling of finalize() on resume to southbridge code by Vladimir Serbinenko · 9 years ago
  2. a3e41c0 Migrate 206ax to SMM_MODULES by Vladimir Serbinenko · 9 years ago
  3. dd2bc3f igd.asl rewrite by Vladimir Serbinenko · 10 years ago
  4. b890a12 Remove address from GPLv2 headers by Patrick Georgi · 9 years ago
  5. b85a87b intel SMI handlers: Refactor GPI SMI/SCI routing by Kyösti Mälkki · 10 years ago
  6. 31ca97c southbridge/intel/bd82x6x: Add LPC id 0x1e49 for B75 chipset by Damien Zammit · 9 years ago
  7. bde6d30 x86: Change MMIO addr in readN(addr)/writeN(addr, val) to pointer by Kevin Paul Herbert · 10 years ago
  8. 33b535f sandy/ivy/nehalem: Remerge interrupt handling by Vladimir Serbinenko · 10 years ago
  9. 36fa5b8 i82801ix,bd82x6x,ibexpeak: rewrite expresscard hotplug by Vladimir Serbinenko · 10 years ago
  10. 226d784 ibexpeak, bd82x6x: Move to implicit length patching by Vladimir Serbinenko · 10 years ago
  11. 5b044ae bd82x6x: Move to common FADT. by Vladimir Serbinenko · 10 years ago
  12. b3f08c6 cmos: Rename the CMOS related functions. by Gabe Black · 10 years ago
  13. 06c788d bd82x6x: Consolidate common GNVS init by Vladimir Serbinenko · 10 years ago
  14. 334fd8e bd82x6x, ibexpeak, lynxpoint: Declare NVSA before its use. by Vladimir Serbinenko · 10 years ago
  15. 7309c64 bd82x6x, ibexpeak, lynxpoint: Ensure 0-filling of uninited GNVS vars. by Vladimir Serbinenko · 10 years ago
  16. 0650cd0 southbridge/bd82x6x: Reserve 16 MiB for flash and not 8. by Vladimir Serbinenko · 10 years ago
  17. 35c0f43 Move nehalem/sandy/ivy to per-device acpi by Vladimir Serbinenko · 10 years ago
  18. 264d265 southbridge: Trivial - drop trailing blank lines at EOF by Edward O'Callaghan · 10 years ago
  19. c3ed886 intel boards: Use acpi_is_wakeup_s3() by Kyösti Mälkki · 10 years ago
  20. 9c50e6a Intel BD82x6x: LPC: Unify I/O APIC setup by Paul Menzel · 11 years ago
  21. 8c937c7 Intel Panther Point PCH: Use 2 << 24 to clarify that APIC ID is 2 by Vladimir Serbinenko · 11 years ago
  22. a46a712 GPLv2 notice: Unify all files to just use one space in »MA 02110-1301« by Paul Menzel · 11 years ago
  23. a0bec17 Reserve bd82x6x LPC decode ranges in the resource allocator by Marc Jones · 12 years ago
  24. 800e950 ELOG: Log boot-time events found in southbridge by Duncan Laurie · 12 years ago
  25. e6f459c CougarPoint/PantherPoint: Add HM77 device ID to table by Kimarie Hoot · 12 years ago
  26. 3f6a4d7 Add specific power management init code for PantherPoint by Duncan Laurie · 12 years ago
  27. 9a380ab bd82x6x: Convert all PCI ID lists to new scheme by Stefan Reinauer · 12 years ago
  28. baae2d2 Add support for HM70 and NM70 LPC bridge by Stefan Reinauer · 12 years ago
  29. 95be1d6 Don't disable ACPI in the S3 resume path by Duncan Laurie · 12 years ago
  30. 459b777 add new LPC controller device ID value by Vadim Bendebury · 12 years ago
  31. 8e07382 Add support for Intel Panther Point PCH by Stefan Reinauer · 12 years ago