Gitiles
Code Review Sign In
review.coreboot.org / coreboot / 799c3219146c8d246ef95f1fdb83dc7bc1f2be61 / src / soc / qualcomm / ipq40xx
  1. 9541ba8 soc/qualcomm/ipq40xx: Enable timer by Varadarajan Narayanan · 8 years ago
  2. a486af4 soc/qualcomm/ipq40xx: Add coreboot Table entry for serial console by Varadarajan Narayanan · 9 years ago
  3. 8ce14a7 soc/qualcomm/ipq40xx: Return NULL for cbmem_top if DRAM is not initialized by Varadarajan Narayanan · 8 years ago
  4. 10c3749 soc/qualcomm/ipq40xx: Update memory map to align to ipq40xx by Varadarajan Narayanan · 8 years ago
  5. 2817cc5 soc/qualcomm/ipq40xx: Invoke createxbl.py using `python` by David Hendricks · 8 years ago
  6. fa92768 soc/qualcomm/ipq40xx: Add config option for SBL utils path by Varadarajan Narayanan · 9 years ago
  7. dc17d2d soc/qualcomm/ipq40xx: Update the list of MBNs needed for this SoC by Varadarajan Narayanan · 9 years ago
  8. a6935c2 soc/qualcomm/ipq40xx: Initial commit for IPQ40xx SoC support by Varadarajan Narayanan · 8 years ago