Gitiles
Code Review
Sign In
review.coreboot.org
/
coreboot
/
77133afe3142096cc7ea7755bfc727f59f2282f9
/
src
/
cpu
/
intel
« Previous
e6f43d2
cpu/intel/fsp_model_206ax/model_206ax_init.c: Use macro `IS_ENABLED()`
by Paul Menzel
· 10 years ago
4af1245
intel/model_2065x: Remove dead code.
by Vladimir Serbinenko
· 10 years ago
dc112e3
cpu,Makefile.inc: Trivial - drop trailing blank lines at EOF
by Edward O'Callaghan
· 10 years ago
b2a14fb
intel/haswell: add vmx support w/Kconfig option
by Matt DeVillier
· 10 years ago
f7c55148
cpu: Trivial - drop trailing blank lines at EOF
by Edward O'Callaghan
· 10 years ago
c06af9e
Drop redundant select CACHE_AS_RAM
by Kyösti Mälkki
· 10 years ago
ba92428
intel: Make monotonic timer a first class citizen
by Edward O'Callaghan
· 10 years ago
cc483ae
intel/model_2065x: Add 20652 microcode.
by Vladimir Serbinenko
· 11 years ago
ae6e0c6
cpu/intel/fsp_model_206ax: change realpath to readlink
by Martin Roth
· 10 years ago
58f73a6
build: separate CPPFLAGS from CFLAGS
by Patrick Georgi
· 10 years ago
98f49d2
build: CPPFLAGS is more common than INCLUDES
by Patrick Georgi
· 10 years ago
3d68b1a
cpu/intel: Add CPU socket rPGA988B
by Zaolin
· 10 years ago
5c3f384
Replace SERIAL_CPU_INIT with PARALLEL_CPU_INIT
by Kyösti Mälkki
· 10 years ago
2dd3f87
cougar_canyon2: Switch CPU/NB/SB to the shared FSP code
by Martin Roth
· 10 years ago
99ac98f
Introduce stage-specific architecture for coreboot
by Furquan Shaikh
· 10 years ago
014baea
haswell: move to mp_init library
by Aaron Durbin
· 10 years ago
fd33781
Move ARCH_* from board/Kconfig to cpu or soc Kconfig.
by Furquan Shaikh
· 10 years ago
20f25dd
Rename coreboot_ram stage to ramstage
by Furquan Shaikh
· 10 years ago
8171496
Get rid of HAVE_INIT_TIMER config option
by Furquan Shaikh
· 10 years ago
3eb8eb7
rmodules: use rmodtool to create rmodules
by Aaron Durbin
· 10 years ago
5809a73
Make POST device configurable.
by Idwer Vollering
· 10 years ago
4337020
Remove CACHE_ROM.
by Vladimir Serbinenko
· 11 years ago
10b3974
intel/model_2065x: Fix APICID generation.
by Vladimir Serbinenko
· 11 years ago
6a36004
haswell: backup the default SMM region on resume
by Aaron Durbin
· 11 years ago
0f33307
coreboot: infrastructure for different ramstage loaders
by Aaron Durbin
· 11 years ago
2c78726
PCI: Drop includes under cpu
by Kyösti Mälkki
· 11 years ago
9db1c4e
usbdebug: Drop obsolete code
by Kyösti Mälkki
· 11 years ago
5ef4220
cpu/intel/model_2065x: Add model 20652
by Vladimir Serbinenko
· 11 years ago
ba6b07e
cpu/intel: allow non-packaged scoped turbo setting
by Aaron Durbin
· 11 years ago
75e2974
coreboot: config to cache ramstage outside CBMEM
by Aaron Durbin
· 11 years ago
d37705c
vboot: provide empty vboot_verify_firmware()
by Aaron Durbin
· 11 years ago
e676767
intel: fix microcode compilation failure in bootblock
by Aaron Durbin
· 11 years ago
4fe9813
src/cpu: Fix spelling of MTTR to MTRR
by Paul Menzel
· 11 years ago
9c70adf
intel/microcode: Remove leftover MICROCODE_INCLUDE_PATH.
by Vladimir Serbinenko
· 11 years ago
07d881a0
cpu/intel: Remove dummy terminators from microcode blobs
by Alexandru Gagniuc
· 11 years ago
2c38f50
cpu/intel: Make all Intel CPUs load microcode from CBFS
by Alexandru Gagniuc
· 11 years ago
bbf013c
nehalem/sandy/ivy/haswell: Enable WRPROT cache for all of flash
by Kyösti Mälkki
· 11 years ago
107f72e
Re-declare CACHE_ROM_SIZE as aligned ROM_SIZE for MTRR
by Kyösti Mälkki
· 11 years ago
5d1ada0
intel/fsp: Fix microcode including
by Patrick Georgi
· 11 years ago
68a8431
haswell: Update microcode revision
by Duncan Laurie
· 11 years ago
b1ae030
cpu/intel: Do not rely on CBFS microcode having a terminator
by Alexandru Gagniuc
· 11 years ago
66e0c4c
cpu: Rename CPU_MICROCODE_IN_CBFS to SUPPORT_CPU_UCODE_IN_CBFS
by Alexandru Gagniuc
· 11 years ago
118d105
haswell: Export functions for CPU family+model and stepping
by Duncan Laurie
· 11 years ago
768903e
haswell: Update ULT microcode to rev 14h
by Duncan Laurie
· 11 years ago
16cbf89
haswell: VR controller configuration
by Aaron Durbin
· 11 years ago
c70353f
haswell: Misc power management setup and fixes
by Duncan Laurie
· 11 years ago
f589909
cpu: Remove BOARD_MICROCODE_CBFS_GENERATE Kconfig option
by Alexandru Gagniuc
· 11 years ago
bdafcfa
Add the Intel FSP 206ax CPU core support
by Marc Jones
· 11 years ago
c7633f4
slippy/falco/peppy: Fix SPD GPIO initialization.
by Aaron Durbin
· 11 years ago
5afca13
haswell: check for clean reset
by Aaron Durbin
· 11 years ago
fd0bc14
haswell: Update ULT microcode to 0x10
by Duncan Laurie
· 11 years ago
1c09710
haswell: Remove limit on package C-state
by Duncan Laurie
· 11 years ago
5b417857
haswell: split microcode between ULT and non-ULT
by Aaron Durbin
· 11 years ago
3e996a5
haswell: Update ULT microcode to rev 'a'
by Duncan Laurie
· 11 years ago
e1e87e0
haswell: Configure PCH power sharing for ULT
by Duncan Laurie
· 11 years ago
f24262d
haswell: calibrate 24MHz clock against BCLK
by Aaron Durbin
· 11 years ago
7c35131
haswell: configure c-states
by Aaron Durbin
· 11 years ago
25b8b7b
haswell: Put each logical processor in its own P-state domain
by Duncan Laurie
· 11 years ago
77647b3
haswell: Update microcode for ULT/40651 to rev 8
by Duncan Laurie
· 11 years ago
71f35eb
Rename SANDYBRIDGE_BCLK to NEHALEM_BCLK in 2065x.
by Vladimir Serbinenko
· 11 years ago
75b90a1
Remove MRC variables from 2065x CAR init.
by Vladimir Serbinenko
· 11 years ago
fe6bdd9
Fix error message on wrong compiles of 2065x
by Vladimir Serbinenko
· 11 years ago
d8cfd23
intel/2065x: Use TSC for udelay()
by Vladimir Serbinenko
· 11 years ago
cbf5bdf
CBMEM: Always select CAR_MIGRATION
by Kyösti Mälkki
· 11 years ago
3d45c40
timestamps: Stash early timestamps in CAR_GLOBAL
by Kyösti Mälkki
· 11 years ago
e28bd4a
timestamps intel: Move timestamp scratchpad to chipset
by Kyösti Mälkki
· 11 years ago
8eaf1e7
cpu/intel/model_67x: Add missing include
by Kyösti Mälkki
· 11 years ago
4c3ab73
cpu: Fix spelling
by Martin Roth
· 11 years ago
2c516ed
usbdebug: Drop old includes
by Kyösti Mälkki
· 11 years ago
8ee04d7
usbdebug: Put ehci_debug_info in CAR_GLOBAL
by Kyösti Mälkki
· 11 years ago
7cced0d
ec: Add romstage function for checking and rebooting EC
by Duncan Laurie
· 11 years ago
e49679d
usbdebug: Drop temporary disables of log output
by Kyösti Mälkki
· 11 years ago
22dcdd9
Add support for Intel Nehalem CPU
by Vladimir Serbinenko
· 11 years ago
66da043
haswell: allow for disabled hyperthreading
by Aaron Durbin
· 11 years ago
4e01cfb
cpu/intel/haswell/Kconfig: Intend help text with two spaces
by Paul Menzel
· 11 years ago
5b54d35
haswell: enable cache-as-ram migration
by Aaron Durbin
· 11 years ago
38c326d
x86: add thread support
by Aaron Durbin
· 11 years ago
3f5f6d8
Drop prototype guarding for romcc
by Stefan Reinauer
· 11 years ago
648d166
copy_and_run: drop boot_complete parameter
by Stefan Reinauer
· 11 years ago
39ecc65
haswell: use asmlinkage for assembly-called funcs
by Aaron Durbin
· 11 years ago
7cb1ba9
haswell: use tsc for udelay()
by Aaron Durbin
· 11 years ago
c46cc6f
haswell: 24MHz monotonic time implementation
by Aaron Durbin
· 11 years ago
2c88cc0
Intel microcode: Return when `microcode_updates` is `NULL`
by Vladimir Serbinenko
· 11 years ago
23f5016
haswell: enable ROM caching
by Aaron Durbin
· 11 years ago
13cc952
haswell: keep ROM cache enabled
by Aaron Durbin
· 11 years ago
0f0fe10
haswell: use new interface to disable rom caching
by Aaron Durbin
· 11 years ago
af3158c
lynxpoint: split clearing and enabling of smm
by Aaron Durbin
· 11 years ago
8dddc30
haswell: Add microcode for ULT C0 stepping 0x40651
by Duncan Laurie
· 11 years ago
d02bb62
haswell: vboot path support in romstage
by Aaron Durbin
· 11 years ago
c0cbd6e
haswell: use dynamic cbmem
by Aaron Durbin
· 11 years ago
24d1d4b
x86: Unify arch/io.h and arch/romcc_io.h
by Stefan Reinauer
· 11 years ago
71c7cdc
Intel: Update CPU microcode for 6fx CPUs
by Stefan Reinauer
· 11 years ago
b70197b
Intel: Update CPU microcode for 106cx CPUs
by Stefan Reinauer
· 11 years ago
b631f9c
Intel: Update CPU microcode script
by Stefan Reinauer
· 11 years ago
1ad5564
lynxpoint: Add helper functions for reading PM and GPIO base
by Duncan Laurie
· 11 years ago
b86113f
haswell: RESET_ON_INVALID_RAMSTAGE_CACHE option
by Aaron Durbin
· 12 years ago
f7cdfe5
haswell: implement ramstage caching in SMM region
by Aaron Durbin
· 12 years ago
8ce667e
haswell: add multipurpose SMM memory region
by Aaron Durbin
· 12 years ago
67481ddc
haswell: set TSEG as WB cacheable in romstage
by Aaron Durbin
· 12 years ago
738af67
haswell: support for parallel SMM relocation
by Aaron Durbin
· 12 years ago
Next »