Gitiles
Code Review Sign In
review.coreboot.org / coreboot / 6c1e81059dc928df6546289073ae61939b52b196 / src / cpu
  1. 064a501 cpu/x86/tsc: Compile TSC timer for postcar as well by Andrey Petrov · 8 years ago
  2. b8671ea cpu/x86/tsc: remove conditional compilation by Aaron Durbin · 8 years ago
  3. 01dfdc5 cpu/x86/tsc: compile same code for all stages by Aaron Durbin · 8 years ago
  4. 711bfa9 cpu/x86/tsc: prepare for CAR_GLOBAL in delay_tsc.c by Aaron Durbin · 8 years ago
  5. 6f3a55a src/cpu/x86: remove TSC_CALIBRATE_WITH_IO by Aaron Durbin · 8 years ago
  6. eee6a7f am335x: Add some code for manipulating GPIOs by Gabe Black · 11 years ago
  7. 8f251d9 am335x: Add data structures for the clock module registers by Gabe Black · 11 years ago
  8. e35db2c src/: Fix lint style-labels warnings by Martin Roth · 8 years ago
  9. 7f8afe0 arch/x86: introduce postcar stage/phase by Aaron Durbin · 8 years ago
  10. 331ac1b mtrr: Define a function for obtaining free var mtrr by Furquan Shaikh · 8 years ago
  11. b4e5c5eb cpu/x86: compile earlymtrr.c code for romstage as well by Andrey Petrov · 8 years ago
  12. 5fa5da1 cpu/x86/mtrr: remove early_mtrr_* functions by Aaron Durbin · 8 years ago
  13. 264bf0b cpu/x86/mtrr: move cache_ramstage() to its only user by Aaron Durbin · 8 years ago
  14. 7e3903b cpu/via/c7: Don't manually include udelay_io.c by Stefan Reinauer · 8 years ago
  15. 3d840d0 northbridge/intel/i440bx: Unify UDELAY selection by Stefan Reinauer · 8 years ago
  16. 2a08137 x86 chipsets: utilize x86_setup_mtrrs_with_detect() by Aaron Durbin · 8 years ago
  17. 41aa8bc Kconfig: Remove unneeded UDELAY_IO redeclaration by Stefan Reinauer · 8 years ago
  18. e63be89 cpu/x86/mtrr: add helper function to detect variable MTRRs by Aaron Durbin · 8 years ago
  19. 9d5e36e cpu/x86: Sort some Kconfig options by Stefan Reinauer · 9 years ago
  20. dd56de9 arch/x86: document CAR symbols and expose them in symbols.h by Andrey Petrov · 8 years ago
  21. 8198c67 arch/x86: always use _start as entry symbol for all stages by Aaron Durbin · 8 years ago
  22. 4330a9c arch/x86: rename reset_vector -> _start by Aaron Durbin · 8 years ago
  23. f8468d4 cpu/x86/16bit: rename _start -> _start16bit by Aaron Durbin · 8 years ago
  24. 0fd068b cpu/x86/16bit/reset16: mark reset vector executable by Aaron Durbin · 8 years ago
  25. 998d856 cpu/x86/16bit/reset16: remove stale 32-bit jump by Aaron Durbin · 8 years ago
  26. 0e92bb0 tree wide: Convert "if (CONFIG_.*_TPM.*)" to "if (IS_ENABLED(...))" by Denis 'GNUtoo' Carikli · 8 years ago
  27. 55fdfca cpu/qemu-power8: don't enable it for qemu-x86 by Patrick Georgi · 8 years ago
  28. deba4e8 power8: qemu "cpu" by Ronald G. Minnich · 8 years ago
  29. ffc31d0 cpu/amd: Add socket FM2 by Damien Zammit · 8 years ago
  30. bedbd67 cpu/amd: Update/Add license headers by Damien Roth · 9 years ago
  31. 07a196e CPU/intel: Add missing license headers by Damien Roth · 9 years ago
  32. 37a54b7 cpu/allwinner: Update license headers by Damien Roth · 9 years ago
  33. 144eea0 Make MRC vs native a config rather than making a separate chipset for it. by Vladimir Serbinenko · 8 years ago
  34. 0492c8c cpu/x86/tsc: Compile delay_tsc.c for the bootblock as well by Alexandru Gagniuc · 9 years ago
  35. a02bb65 cpu/intel/microcode: allow microcode to be loaded in romstage by Aaron Durbin · 8 years ago
  36. 4e543d3 cpu/amd/fam10h-fam15h: Honor CMOS option to disable CPB (core boost) by Timothy Pearson · 9 years ago
  37. 606b6ec cpu/amd/fam10h-15h: Set PowerStepUp/PowerStepDown on Fam15h by Timothy Pearson · 9 years ago
  38. 2f91403 src: Fix various spelling and whitespace issues. by Martin Roth · 9 years ago
  39. 96a598b amd/agesa/family15tn: Add Richland CPU ID by Loic · 8 years ago
  40. 1010868 src/: Fix Kcofig symbols missing CONFIG_ prefix by Martin Roth · 8 years ago
  41. 2172493 cpu/amd/fam10h-15h: Add workaround for AMD Erratum 600 by Timothy Pearson · 9 years ago
  42. cb1dec5 cpu/amd/fam10h-fam15h: Add new wait_ap_stopped function by Timothy Pearson · 9 years ago
  43. 0df7046 cpu/amd/fam10h-15h: Fix Family 15h boot hang when BSP lift enabled by Timothy Pearson · 9 years ago
  44. 71f8641 cpu/amd/fam10h-fam15h: Correctly create APIC ID on single node systems by Timothy Pearson · 9 years ago
  45. 98fc426 Move object files to $(obj)/<class>/ by Nico Huber · 9 years ago
  46. 81b09f4 Makefile: Make full use of src-to-obj macro by Nico Huber · 9 years ago
  47. ba2af2e cpu/amd/family_10h-family_15h: Move CBMEM storage out of CC6 save region by Timothy Pearson · 9 years ago
  48. 39495ba cpu/amd/family_10h-family_15h: Set LDT tristate correctly on C32 sockets by Timothy Pearson · 9 years ago
  49. 4a30ab9 cpu/amd: remove .intel_syntax by Patrick Georgi · 9 years ago
  50. 66bbb31 */Makefile.inc: Compile files needed by uart8250 in x86 bootblock by Alexandru Gagniuc · 9 years ago
  51. 19bb139 Kconfig: Remove selects that enable 'choice' symbols by Martin Roth · 9 years ago
  52. aad9b6a08 cpu: Fix typo that spelled "allocate" as "allocte." by Jacob Laska · 9 years ago
  53. c764c74 cpu/amd/microcode: Introduce CBFS access spinlock to avoid IOMMU failure by Timothy Pearson · 9 years ago
  54. bfa19e1 cpu/amd/fam10h-15h: Add tsc_freq_mhz() function by Timothy Pearson · 9 years ago
  55. 8a13743 x86 chipsets: Link non-code flow CHIPSET_BOOTBLOCK_INCLUDE files by Alexandru Gagniuc · 9 years ago
  56. 0fa4f6f cpu/allwinner/a10: Fix I2c speed calculation by Martin Roth · 9 years ago
  57. 7b22d84 drivers/pc80: Add optional spinlock for nvram CBFS access by Timothy Pearson · 9 years ago
  58. 5a3f1e5 cpu/samsung/exynos5250: Move update-bl1.sh to 3rdparty/blobs/ by Stefan Reinauer · 9 years ago
  59. c32e80d Drop src/cpu/ indirection for MIPS by Stefan Reinauer · 9 years ago
  60. 44d5342 src/console: Add x86 romstage spinlock option and printk spinlock support by Timothy Pearson · 9 years ago
  61. 704662a qemu-x86: Enable SMP support by Patrick Georgi · 9 years ago
  62. 7c38e1e8 Remove #ifdef checks on Kconfig symbols by Martin Roth · 9 years ago
  63. ea7b636 fsp_model_406dx: use external microcode .h files for rangeley by Martin Roth · 9 years ago
  64. 149c4c5 x86/smm: Initialize SMM on some CPUs one-by-one by Damien Zammit · 9 years ago
  65. 2733846 cpu/amd/fam10h-15h: Enable DFE on Family 15h HT3 links by Timothy Pearson · 9 years ago
  66. f8549e8 cpu/amd/fam10h-15h: Fix link type detection and XCS buffer count setup by Timothy Pearson · 9 years ago
  67. 346fcb2 cpu/amd/fam10h-15h: Force iolink detect to either 1 or 0 by Timothy Pearson · 9 years ago
  68. 16a3a75 cpu/amd/family_10h-family_15h: Apply missing Family 15h errata fixes by Timothy Pearson · 9 years ago
  69. 20d9fb4 amd/car: don't apply Fam10h/Fam12h Errata 343 fix to Fam0Fh by Jonathan A. Kollasch · 9 years ago
  70. e597e63 FSP 1.0: Fix CAR issues - broken timestamps and console by Ben Gardner · 9 years ago
  71. 50001b8 northbridge/amd/amdht: Add isochronous setup support by Timothy Pearson · 9 years ago
  72. 68130f5 amd/amdfam10: Control Fam15h cache partitioning via nvram by Timothy Pearson · 9 years ago
  73. 593f5c8 Unify OBJCOPY arguments throughout various x86 stages by Stefan Reinauer · 9 years ago
  74. 0cf0805 cpu/intel/socket_FCBGA559: Add new socket for Atom D5xx by Damien Zammit · 9 years ago
  75. a52d5d1 cpu/amd/fam15h: Set up Link Base Channel Buffer Count registers by Timothy Pearson · 9 years ago
  76. 991f184 cpu/amd: de-duplicate MSR include files by Stefan Reinauer · 9 years ago
  77. baa1acd cpu/amd/fam10h15h: Set up SRI to XCS Token Count registers on Family 15h by Timothy Pearson · 9 years ago
  78. aab3ad2 cpu/amd/family_10h-family_15h: Set up cache controls on Family 15h to improve performance by Timothy Pearson · 9 years ago
  79. 71b8f01 cpu/amd/family_10h-family_15h: Set up link XCS token counts on Family 15h by Timothy Pearson · 9 years ago
  80. 99f8042 cpu/amd/family_10h-family_15h: Configure NB register 2 by Timothy Pearson · 9 years ago
  81. 42b6265 cpu/amd/car/post_cache_as_ram: Avoid trailing spaces by Paul Menzel · 9 years ago
  82. 965704a amd/family_10h-family_15h: Fix poor performance on Family 15h CPUs by Timothy Pearson · 9 years ago
  83. 7c55f37 northbridge/amd/amdht: Add support for HT3 2.8GHz and up link frequencies by Timothy Pearson · 9 years ago
  84. 5173bb7 cpu/amd/family_10h-family_15h: Fix incorrect revision detection by Timothy Pearson · 9 years ago
  85. 0f1553b nb/amd/amdfam10: Add HyperTransport probe filter support by Timothy Pearson · 9 years ago
  86. 5cf5828 fsp1_0: Remove hardcoded microcode locations by Martin Roth · 9 years ago
  87. e536a4d cpu/amd/fam10h-fam15h: Set northbridge throttle values by Timothy Pearson · 9 years ago
  88. 51cfbcd cpu/amd/fam10h-fam15h: Bring HT register configuration in line with BKDG by Timothy Pearson · 9 years ago
  89. 1455437 x86: Add Kconfig to disable early bootblock postcodes by Martin Roth · 9 years ago
  90. 0122afb cpu/amd/fam10h-fam15h: Update Fam15h APIC config and startup sequence by Timothy Pearson · 9 years ago
  91. d35c264 intel/fsp_model_406dx: Load APs microcode in model_406dx_init by David Guckian · 9 years ago
  92. 5f06d53 intel/fsp_rangeley: Load BSP microcode in bootblock by David Guckian · 9 years ago
  93. 323a2af cpu/amd/fam10h-15h: Fix BSP stack corruption on 32-core Fam10 systems by Timothy Pearson · 9 years ago
  94. 3ca4116 amd/model_fxx: Check FID&VID Support for the BSP (too) by Urja Rannikko · 9 years ago
  95. 38508a0 cpu/amd: Fix AMD Family 15h ECC initialization reliability issues by Timothy Pearson · 9 years ago
  96. 6b6c653 cpu/x86/lapic: Add stack overrun detection by Timothy Pearson · 9 years ago
  97. 83abd81 cpu/amd: Add CC6 support by Timothy Pearson · 9 years ago
  98. 1f78099 cpu/amd/car: Add romstage BSP stack overrun detection by Timothy Pearson · 9 years ago
  99. 4c50269 cpu: Add a way to use microcode .h files back to the build by Martin Roth · 9 years ago
  100. 00018c8 amd/model_fxx: fix code style in FID&VID support check by Urja Rannikko · 9 years ago