Gitiles
Code Review Sign In
review.coreboot.org / coreboot / 67481ddc2e53cd3420fa8c723edb4fe47dccc196 / src / cpu / intel / haswell / romstage.c
  1. 67481ddc haswell: set TSEG as WB cacheable in romstage by Aaron Durbin · 12 years ago
  2. bf396ff haswell: use s3_resume field in romstage_handoff by Aaron Durbin · 12 years ago
  3. e2d9e5b haswell: support for CONFIG_RELOCATABLE_RAMSTAGE by Aaron Durbin · 12 years ago
  4. 7492ec1 haswell: add romstage_after_car() function by Aaron Durbin · 12 years ago
  5. 2ad1dba haswell: move call site of save_mrc_data() by Aaron Durbin · 12 years ago
  6. 38d9423 haswell: romstage: pass stack pointer and MTRRs by Aaron Durbin · 12 years ago
  7. a267161 haswell: unify romstage logic by Aaron Durbin · 12 years ago
  8. 3d0071b haswell: adjust CAR usage by Aaron Durbin · 12 years ago