Gitiles
Code Review Sign In
review.coreboot.org / coreboot / 67031a565b3179fa5a28282fc2e24b47d16003e8 / src / northbridge / intel / sandybridge / sandybridge.h
  1. 67031a5 cpu/intel/sandybridge: Put stage cache into TSEG by Arthur Heymans · 7 years ago
  2. d2d2aef sb/intel/{bd82x6,ibexpeak}: Move RCBA macros to a common location by Arthur Heymans · 7 years ago
  3. a886974 nb/intel/*.h: Remove left-over register definitions by Patrick Rudolph · 7 years ago
  4. ff4025c sb/intel/bd82x6x: Reduce function-disable mess by Nico Huber · 7 years ago
  5. e200c1c sandybridge/acpi: remove unnessary check of PCI IDs by Vagiz Trakhanov · 7 years ago
  6. 402e9c1 nb/intel/sandybridge/gma: Use common init_igd_opregion method by Patrick Rudolph · 7 years ago
  7. ecd4be8 nb/intel/sandybridge: Hide additional nb devices by Patrick Rudolph · 7 years ago
  8. 45a0dbc nb/intel: Deduplicate vbt header by Patrick Rudolph · 7 years ago
  9. 9b99152 intel/sandybridge: Use common ACPI S3 recovery by Kyösti Mälkki · 8 years ago
  10. 6fc430b northbridge/intel/sandybridge: transition away from device_t by Antonello Dettori · 8 years ago
  11. d72cc41 intel/model_206ax: Move platform specific defines by Kyösti Mälkki · 8 years ago
  12. 92fc072 northbridge/intel: move mrccache.c of sandybridge + haswell to common by Alexander Couzens · 8 years ago
  13. 81c5c76 northbridge/intel: move mrc_cache definition into a common header by Alexander Couzens · 8 years ago
  14. 9f3f915 nb/intel/sandybridge/romstage: Read fuse bits for max MEM Clk by Patrick Rudolph · 9 years ago
  15. ffbb3c0 Merge sandy/ivybridge romstage flow for MRC and non-MRC. by Vladimir Serbinenko · 9 years ago
  16. 9d9ce0d nb/intel/sandybridge: Add ACPI DMAR table by Nico Huber · 9 years ago
  17. bb9469c nb/intel/sandybridge: Enable basic IOMMU support by Nico Huber · 9 years ago
  18. a73b931 tree: drop last paragraph of GPL copyright header by Patrick Georgi · 9 years ago
  19. c16e9dfa Create i945-ivy smm tseg init based on ivy code. by Vladimir Serbinenko · 9 years ago
  20. a3e41c0 Migrate 206ax to SMM_MODULES by Vladimir Serbinenko · 9 years ago
  21. b890a12 Remove address from GPLv2 headers by Patrick Georgi · 9 years ago
  22. bde6d30 x86: Change MMIO addr in readN(addr)/writeN(addr, val) to pointer by Kevin Paul Herbert · 10 years ago
  23. 089a510 northbridge/intel: Do not define include guard as 1 by Edward O'Callaghan · 10 years ago
  24. c845b43 sandybridge: Move common northbridge finalize to northbridge code. by Vladimir Serbinenko · 10 years ago
  25. 0a66991 acpi: Remove explicit pointer tracking in per-device ssdt. by Vladimir Serbinenko · 10 years ago
  26. 35c0f43 Move nehalem/sandy/ivy to per-device acpi by Vladimir Serbinenko · 10 years ago
  27. 243aa44 boot: remove cbmem_post_handling() by Aaron Durbin · 11 years ago
  28. a46a712 GPLv2 notice: Unify all files to just use one space in »MA 02110-1301« by Paul Menzel · 11 years ago
  29. e5a0a5d Initial IGD OpRegion implementation by Stefan Reinauer · 12 years ago
  30. ad67791 Avoid using hardcoded values in MRC cache code by Vadim Bendebury · 12 years ago
  31. 6097e19 Make ACPI code detect Sandy/Ivy Bridge dynamically by Stefan Reinauer · 12 years ago
  32. 1244f4b Rework Sandybridge MRC cache handling by Stefan Reinauer · 12 years ago
  33. 7a3f36a Sandybridge: Display platform information early by Vadim Bendebury · 12 years ago
  34. e6063fe Fix Sandybridge/Ivybridge mainboards according to code review by Stefan Reinauer · 12 years ago
  35. 00636b0 Add support for Intel Sandybridge CPU (northbridge part) by Stefan Reinauer · 12 years ago