Gitiles
Code Review
Sign In
review.coreboot.org
/
coreboot
/
66b0d55d326540e400ad3fa5130666dbd03b9694
/
src
/
soc
/
intel
/
braswell
/
chip.h
cc728f0
soc/braswell: Add interface to program USB2_COMPBG register
by shkim
· 9 years ago
c4153c1
Strago: Enable CA Mirror
by Shobhit Srivastava
· 9 years ago
89a6685
soc/braswell: Disable SD card detect simulation in FSP
by Divya Sasidharan
· 9 years ago
aff502e
soc/braswell: Fix DSP clock
by fdurairx
· 9 years ago
a73b931
tree: drop last paragraph of GPL copyright header
by Patrick Georgi
· 9 years ago
13cd331
Braswell: Modify CB to accomodate new FSPv83
by Subrata Banik
· 9 years ago
789f2b6
fsp1_1: provide binding to UEFI version
by Aaron Durbin
· 9 years ago
5468e94
intel/braswell: fix build
by Jenny TC
· 9 years ago
153ae10
BCRD2: Enable PMIC SVID config
by Jenny TC
· 9 years ago
acb9c0b
Braswell: Update to end of June.
by Lee Leahy
· 9 years ago
3247172
Braswell: Add Braswell SOC support
by Lee Leahy
· 9 years ago
25509ee
Remove address from GPLv2 headers
by Patrick Georgi
· 9 years ago
77ff0b1
Braswell: Use Baytrail as Comparison Base
by Lee Leahy
· 9 years ago