Gitiles
Code Review Sign In
review.coreboot.org / coreboot / 66208bd3d5203ccaf052c3e3663df702d367e4a7 / src / soc / intel / braswell / romstage / romstage.c
  1. 66208bd FSP 1.1: Replace soc_ prefix with fsp_ by Lee Leahy · 9 years ago
  2. e6af4be intel fsp1_1: prepare for romstage vboot verification split by Aaron Durbin · 9 years ago
  3. cc5ac17 soc/intel/common: remove chipset specific calls by Aaron Durbin · 9 years ago
  4. 3c4053f intel SOC common: Remove unused parameters by Lee Leahy · 9 years ago
  5. 789f2b6 fsp1_1: provide binding to UEFI version by Aaron Durbin · 9 years ago
  6. 9dcd4f0 fsp raminit: Add romstage_params to soc_memory_init_params by Duncan Laurie · 9 years ago
  7. acb9c0b Braswell: Update to end of June. by Lee Leahy · 9 years ago
  8. 3247172 Braswell: Add Braswell SOC support by Lee Leahy · 9 years ago
  9. 25509ee Remove address from GPLv2 headers by Patrick Georgi · 9 years ago
  10. 0e90dae Move TPM code out of chromeos by Vladimir Serbinenko · 9 years ago
  11. 77ff0b1 Braswell: Use Baytrail as Comparison Base by Lee Leahy · 9 years ago