Gitiles
Code Review Sign In
review.coreboot.org / coreboot / 4a1cbdd51aafa671ecb6c93a475ca9bf6f9ca914 / src / mainboard / emulation / spike-riscv / memlayout.ld
  1. 6b5bc77 treewide: Remove "this file is part of" lines by Patrick Georgi · 4 years, 2 months ago
  2. 585495e mainboard/emulation: Use SPDX for GPL-2.0-only files by Angel Pons · 4 years, 3 months ago
  3. 3b618bb mainboard/[a-f]*: Remove copyright notices by Patrick Georgi · 4 years, 4 months ago
  4. 8245bd2 fmap: Make FMAP_CACHE mandatory if it is configured in by Julius Werner · 4 years, 7 months ago
  5. 5135f11 RISC-V boards: Remove PAGETABLES section from memlayout.ld by Jonathan Neuschäfer · 6 years ago
  6. 5965cba RISCV: Clean up the common architectural code by Ronald G. Minnich · 8 years ago
  7. 7105660 riscv-spike: Move coreboot to 0x80000000 (2GiB) by Jonathan Neuschäfer · 8 years ago
  8. a73b931 tree: drop last paragraph of GPL copyright header by Patrick Georgi · 9 years ago
  9. a47738d riscv-memlayout: fix existing memlayout issues, add sbi interface by Thaminda Edirisooriya · 9 years ago
  10. 8fad21d riscv-spike: support for Spike emulation of riscv by Thaminda Edirisooriya · 9 years ago