Gitiles
Code Review Sign In
review.coreboot.org / coreboot / 3e47fc9e94089476fcef4fcafa8547cbb693316b / src / northbridge / intel / sandybridge
  1. 3e47fc9 nb/intel/sandybridge: Fill in acpi_name by Patrick Rudolph · 7 years ago
  2. 58d16af nb/intel/sandybridge/raminit: Fix dual DIMM command rate by Patrick Rudolph · 7 years ago
  3. 402e9c1 nb/intel/sandybridge/gma: Use common init_igd_opregion method by Patrick Rudolph · 7 years ago
  4. 9ed74b5 nb/intel/ivybridge: Improve CAS freq selection by Arthur Heymans · 7 years ago
  5. dcd3cef nb/intel/sandybridge: Improve CAS freq selection by Arthur Heymans · 7 years ago
  6. b9959e2 cpu/intel/model_206ax: Use tsc monotonic timer by Patrick Rudolph · 7 years ago
  7. d4ebeaf device/Kconfig: Put gfx init methods into a `choice` by Nico Huber · 7 years ago
  8. 6ab7e5e nb/intel/sandybridge/raminit: Advertise correct frequency by Patrick Rudolph · 7 years ago
  9. 6d8266b Kconfig: Add choice of framebuffer mode by Nico Huber · 7 years ago
  10. 7971582e Kconfig: Introduce HAVE_(VBE_)LINEAR_FRAMEBUFFER by Nico Huber · 7 years ago
  11. ce642f0 Kconfig: Rework MAINBOARD_HAS_NATIVE_VGA_INIT_TEXTMODECFG by Nico Huber · 7 years ago
  12. abc504f nb/intel/sandybridge: Use macros to determine min and max of timA by Arthur Heymans · 7 years ago
  13. ecd4be8 nb/intel/sandybridge: Hide additional nb devices by Patrick Rudolph · 7 years ago
  14. 44526cd nb/intel/sandybridge/early_init: Use register name by Patrick Rudolph · 7 years ago
  15. 5c31af8 nb/intel/sandybridge/romstage: Use register name by Patrick Rudolph · 7 years ago
  16. 281ccca nb/intel/sandybridge/gma: Set up OpRegion in nb code by Patrick Rudolph · 7 years ago
  17. 19c3dad nb/intel/sandybridge/raminit: Fix odt stretch by Patrick Rudolph · 8 years ago
  18. 77db3e1 nb/intel/sandybridge/raminit: Always run quick_ram_check by Patrick Rudolph · 8 years ago
  19. 368b615 nb/intel/sandybridge/raminit: Reduce log level by Patrick Rudolph · 8 years ago
  20. 3c8cb97 nb/intel/sandybridge/raminit: Fix normalize_training by Patrick Rudolph · 8 years ago
  21. cb7d6a1 nb/intel/sandybridge/raminit: Add default values by Patrick Rudolph · 8 years ago
  22. 413edc8 nb/intel/sandybridge/raminit: Add debugging output by Patrick Rudolph · 8 years ago
  23. cab4d3d nb/intel/sandybridge/raminit: Add 100MHz refclock support by Patrick Rudolph · 8 years ago
  24. 77eaba3 nb/intel/sandybridge/raminit: Use Ivy Bridge specific values by Patrick Rudolph · 8 years ago
  25. 45a0dbc nb/intel: Deduplicate vbt header by Patrick Rudolph · 7 years ago
  26. 1210b41 vboot: Select SoC-specific configuration for all Chrome OS boards by Julius Werner · 7 years ago
  27. 50db9c9 nb/intel/sandybridge: Use DIV_ROUND_UP macro to select timings by Arthur Heymans · 7 years ago
  28. 6d0c65e nb/intel/*/northbridge.c: Remove #include <device/hypertransport.h> by Arthur Heymans · 8 years ago
  29. 305035c nb/intel/sandybridge/raminit: Separate Sandybridge and Ivybridge by Patrick Rudolph · 8 years ago
  30. b84c833 intel/sandybridge: Use postcar_frame for MTRR setup by Kyösti Mälkki · 8 years ago
  31. bd202bc nb/intel/sandybridge: Lock PAVPC by Dennis Wassenberg · 8 years ago
  32. 27198ac MMCONF_SUPPORT: Drop redundant logging by Kyösti Mälkki · 8 years ago
  33. e25b5ef MMCONF_SUPPORT: Consolidate resource registration by Kyösti Mälkki · 8 years ago
  34. 3d15e10 MMCONF_SUPPORT: Flip default to enabled by Kyösti Mälkki · 8 years ago
  35. 6f66f41 PCI ops: MMCONF_SUPPORT_DEFAULT is required by Kyösti Mälkki · 8 years ago
  36. 140087f CPU: Declare cpu_phys_address_size() for all arch by Kyösti Mälkki · 8 years ago
  37. d45114f intel PCI ops: Remove explicit PCI MMCONF access by Kyösti Mälkki · 11 years ago
  38. fd5fa2a nb/intel/sandybridge/raminit: Split raminit.c by Patrick Rudolph · 8 years ago
  39. 77e1399 romstage_handoff: remove code duplication by Aaron Durbin · 8 years ago
  40. 88c6487 nb/intel/nehalem,sandybridge: Hook up libgfxinit by Nico Huber · 8 years ago
  41. 2966c99 nb/intel/sandybridge/raminit: Support CL > 11 by Patrick Rudolph · 8 years ago
  42. e74ad21 nb/intel/sandybridge/raminit: Reset internal state on fallback attempts by Patrick Rudolph · 8 years ago
  43. 809b588 nb/intel/sandybridge/raminit: Do not log inside busy-wait loop by Kyösti Mälkki · 8 years ago
  44. bac0fad Remove explicit select MMCONF_SUPPORT by Kyösti Mälkki · 8 years ago
  45. 128c104 nb/intel: Fix some spelling mistakes in comments and strings by Martin Roth · 8 years ago
  46. e258b9a intel sandy/ivy: Improve DIMM replacement detection by Kyösti Mälkki · 8 years ago
  47. 38cb822 intel sandy/ivy: Skip SPD loading on S3 resume path by Kyösti Mälkki · 8 years ago
  48. 4cb44e5 intel sandy/ivy: Move SPD loading after TS_BEFORE_INITRAM by Kyösti Mälkki · 8 years ago
  49. fc5d85c intel sandy/ivy: Change CRC used to detect DIMM replacement by Kyösti Mälkki · 8 years ago
  50. 74163d6 nb/intel/sandybridge/raminit: Fix disable_channel by Patrick Rudolph · 8 years ago
  51. 45d6a55 nb/intel/sandybridge/raminit: Find CMD rate per channel by Patrick Rudolph · 8 years ago
  52. 069018d nb/intel/sandybridge/raminit: Define registers by Patrick Rudolph · 8 years ago
  53. f704754 nb/intel/sandybridge/raminit: Get rid of fallback attempts by Patrick Rudolph · 8 years ago
  54. bec6696 nb/intel/sandybridge/raminit: Fix CAS Write Latency by Patrick Rudolph · 8 years ago
  55. e39a8a9 intel/sandybridge: Use romstage_handoff for S3 by Kyösti Mälkki · 8 years ago
  56. bfca670 intel/sandybridge post-car: Redo MTRR settings and stack selection by Kyösti Mälkki · 8 years ago
  57. a4ffe9d intel post-car: Separate files for setup_stack_and_mtrrs() by Kyösti Mälkki · 8 years ago
  58. 9b99152 intel/sandybridge: Use common ACPI S3 recovery by Kyösti Mälkki · 8 years ago
  59. 07e206a nb/intel/sandybridge/gma: Always initialize DP buffer translation by Nico Huber · 8 years ago
  60. 7141ff3 nb/intel/*/graphic_init: use sizeof instead of hardcoding edid size by Arthur Heymans · 8 years ago
  61. 6f8b7df cpu/intel/smm: Use CONFIG_SMM_TSEG_SIZE by Nico Huber · 8 years ago
  62. 7db506c src/northbridge: Remove unnecessary whitespace by Elyes HAOUAS · 8 years ago
  63. 0d4b11a src/northbridge: Remove whitespace after sizeof by Elyes HAOUAS · 8 years ago
  64. f9c4197 northbridge/sandybridge/raminit_mrc.c: fix missing include by Matt DeVillier · 8 years ago
  65. d3284a6 nb/intel/*/gma.c: remove spaces at the fake vbt generation by Arthur Heymans · 8 years ago
  66. 6fc430b northbridge/intel/sandybridge: transition away from device_t by Antonello Dettori · 8 years ago
  67. 12df950 northbridge/intel: Add required space before opening parenthesis '(' by Elyes HAOUAS · 8 years ago
  68. 0cd338e Remove non-ascii & unprintable characters by Martin Roth · 8 years ago
  69. 15279a9 src/northbridge: Capitalize CPU, RAM and ROM by Elyes HAOUAS · 8 years ago
  70. 0325dc6 bootmode: Get rid of CONFIG_BOOTMODE_STRAPS by Furquan Shaikh · 8 years ago
  71. 9551bed intel sandy/ivy: Redefine DCACHE_RAM_SIZE and DCACHE_RAM_MRC_VAR_SIZE by Kyösti Mälkki · 8 years ago
  72. e4da9aa intel/sandybridge: read correct leaf for cpu family by Ryan Salsamendi · 8 years ago
  73. 0306e6a intel/sandybridge: Fix builds with System Agent blob by Kyösti Mälkki · 8 years ago
  74. 75d139b intel/model_206ax: Prepare for dynamic CONFIG_RAMTOP by Kyösti Mälkki · 8 years ago
  75. 55409eb nb/intel/sandybridge/raminit: Use supported CAS by Patrick Rudolph · 8 years ago
  76. d4c53e3 nb/intel/sandybridge/raminit: Do code cleanup by Patrick Rudolph · 8 years ago
  77. b7b1b28 nb/intel/sandybridge/raminit: Do code cleanup by Patrick Rudolph · 8 years ago
  78. 7bddd30 nb/intel/sandybridge/raminit: Allow 933Mhz on Lenovo devices by Patrick Rudolph · 8 years ago
  79. d72cc41 intel/model_206ax: Move platform specific defines by Kyösti Mälkki · 8 years ago
  80. a969ed3 Move definitions of HIGH_MEMORY_SAVE by Kyösti Mälkki · 8 years ago
  81. 266a1f7 nb/intel/raminit (native): Read PCI mmio size from devicetree by Patrick Rudolph · 8 years ago
  82. bb9c90a nb/intel: Factor out common MRC code by Patrick Rudolph · 8 years ago
  83. 8f3aaa8 Fix leaking CONFIG_VGA=y by Kyösti Mälkki · 8 years ago
  84. 9c9bde3 nb/intel/sandybridge/raminit: support calling dram_freq multiple times by Patrick Rudolph · 8 years ago
  85. 2ccb74b nb/intel/sandybridge/raminit: add additional fallbacks by Patrick Rudolph · 8 years ago
  86. 588ccaa nb/intel/sandybridge/raminit: fix regression "always use mrccache" by Patrick Rudolph · 8 years ago 4.4 4.4
  87. 56abd4d nb/intel/sandybridge/raminit: always use mrccache by Patrick Rudolph · 8 years ago
  88. 31d1959 nb/intel/sandybridge/raminit: die in toplevel function by Patrick Rudolph · 8 years ago
  89. 24a845b nb/intel/sandybridge/raminit: prepare raminit for fallback by Patrick Rudolph · 8 years ago
  90. 27e085a nb/intel/sandybridge/raminit: move ram training into seperate function by Patrick Rudolph · 8 years ago
  91. 735ecce nb/intel/sandybridge/raminit: move dimm_info into ramctr_timing by Patrick Rudolph · 8 years ago
  92. 92fc072 northbridge/intel: move mrccache.c of sandybridge + haswell to common by Alexander Couzens · 8 years ago
  93. 81c5c76 northbridge/intel: move mrc_cache definition into a common header by Alexander Couzens · 8 years ago
  94. f0ab23c nortbridge/sandybridge/mrccache: parse the return code of flash->write by Alexander Couzens · 8 years ago
  95. 8e7928a sandybridge/gma_lvds: support both Sandy&Ivy on one board by Iru Cai · 9 years ago
  96. b97009e nb/intel/sandybridge/raminit: Fill SMBIOS type17 info by Patrick Rudolph · 8 years ago
  97. 9f3f915 nb/intel/sandybridge/romstage: Read fuse bits for max MEM Clk by Patrick Rudolph · 9 years ago
  98. 77e45d3 nb/intel/sandybridge/raminit: Make discover_timC_write non cyclic by Patrick Rudolph · 8 years ago
  99. d7ee9dd northbridge/intel: add missing #include guards by Iru Cai · 8 years ago
  100. d912f1d nb/intel/sandybridge/raminit: Adjust timB to prevent overflow by Patrick Rudolph · 9 years ago