Gitiles
Code Review Sign In
review.coreboot.org / coreboot / 2179c7fdb7c48e7cc3009c00cbd107267e0d7903 / src / soc / intel / xeon_sp / cpx / ramstage.c
  1. 298b359 drivers/intel/fsp2_0: Refactor MultiPhaseSiInit API calling method by Subrata Banik · 3 years ago
  2. 3d6d107 soc/intel/xeon_sp/cpx: Override SMBIOS type 4 max speed by Tim Chu · 3 years, 8 months ago
  3. d4efb33 soc/intel/xeon_sp/cpx: enable PLATFORM_USES_FSP2_2 by Jonathan Zhang · 4 years, 1 month ago