Gitiles
Code Review Sign In
review.coreboot.org / coreboot / 15e1b39e6e4c7d7d7b0bc2bc7347a1f037ec2692 / src / northbridge / intel
  1. 15e1b39 nb/intel/pineview: Don't use PCI operations on the pci_domain device by Arthur Heymans · 6 years ago
  2. c6e13b6 nb/intel/x4x: Don't use PCI operations on the pci_domain device by Arthur Heymans · 6 years ago
  3. 1704120 nb/intel/sandybridge: Don't use PCI operations on the pci_domain device by Arthur Heymans · 6 years ago
  4. 432575c x4x/raminit_ddr23: use MCHBAR AND/OR/AND_OR macros [1/2] by Felix Held · 6 years ago
  5. aade90e nb/intel/gm45: Use common code for SMM in TSEG by Arthur Heymans · 7 years ago
  6. 6cd2c2f northbridge/x4x: add MCHBAR AND/OR/AND_OR access macros by Felix Held · 6 years ago
  7. 86b299a northbridge/nehalem: add MCHBAR AND/OR/AND_OR macros by Felix Held · 6 years ago
  8. 00d2b91 northbridge/nehalem: clean up header file by Felix Held · 6 years ago
  9. 2bb3cdf sandybridge/raminit_common: use MCHBAR32 macro everywhere by Felix Held · 6 years ago
  10. 55823c3 sandybridge/raminit: use MCHBAR32 macro everywhere by Felix Held · 6 years ago
  11. b9267f0 sandybridge: add brackets to MCHBAR/EPBAR/DMIBAR access macros by Felix Held · 6 years ago
  12. 708cf4b nb/intel/sandybridge: Bump MRC_CACHE_VERSION by Patrick Rudolph · 6 years ago
  13. ef8c559 nb/intel/sandybridge/report_platform: Move remaining code to sb folder by Patrick Rudolph · 6 years ago
  14. 9e1b9b5 nb/intel/sandybridge: Move CPU report to cpu folder by Patrick Rudolph · 6 years ago
  15. 74203de intel/sandybridge: Don't hardcode platform type by Patrick Rudolph · 7 years ago
  16. 5af2dea nb/intel/sandybridge/raminit: Fix SMBIOS 17 bus width by Patrick Rudolph · 7 years ago
  17. 652c491 nb/intel/sandybridge/raminit: Fix PDWN_mode on desktops by Patrick Rudolph · 7 years ago
  18. 4c2f26c nb/intel/nehalem: Remove the C native graphic init by Arthur Heymans · 6 years ago
  19. db70f3b drivers/tpm: Add TPM ramstage driver for devices without vboot. by Philipp Deppenwiese · 6 years ago
  20. b009ac4 nb/intel/sandybridge/raminit: Fix non ASCII char by Patrick Rudolph · 6 years ago
  21. 5ee9bc1 nb/intel/sandybridge/raminit: Set REFIx9 according to spec by Patrick Rudolph · 7 years ago
  22. a4fc7be nb/i945/raminit: Correct C0DRAMW & C1DRAMW for 4 DIMMs by Elyes HAOUAS · 6 years ago
  23. fd051dc src/northbridge: Use "foo *bar" instead of "foo* bar" by Elyes HAOUAS · 6 years ago
  24. 21b71ce6 src/nb: Fix non-local header treated as local by Elyes HAOUAS · 6 years ago
  25. 7866d49 arch/x86/acpi: Add DMAR RMRR helper functions by Matt DeVillier · 6 years ago
  26. a8a9f34 sb/intel/i82801{g,j}x: Automatically generate ACPI PIRQ tables by Arthur Heymans · 7 years ago
  27. e798e6a sb/intel/i82801ix: Use the common ACPI pirq generator by Arthur Heymans · 7 years ago
  28. fe25107 nb/intel/i945: Remove dead code by Elyes HAOUAS · 6 years ago
  29. 58a8953 Revert "sb/intel/{bd82x6,ibexpeak}: Move RCBA macros to a common location" by Arthur Heymans · 6 years ago
  30. 371e7d9 nb/intel/e7505: Leave ROM as un-cacheable in postcar by Kyösti Mälkki · 6 years ago
  31. aea8eec nb/intel/i440bx: Switch to POSTCAR_STAGE by Kyösti Mälkki · 6 years ago
  32. 5469907 nb/intel/i440bx: Move to RELOCATABLE_RAMSTAGE by Kyösti Mälkki · 6 years ago
  33. 54d6a28 cpu/intel/slot_1: Switch to different CAR setup by Kyösti Mälkki · 6 years ago
  34. 847f12b nb/intel/nehalem: Fix DEVEN defines by Patrick Rudolph · 6 years ago
  35. df946b8 nb/intel/x4x: Issue a hard reset with empty MRC cache on warm reset by Arthur Heymans · 6 years ago
  36. faa5f98 cpu/intel/haswell: Use the common intel romstage_main function by Arthur Heymans · 6 years ago
  37. 5e2ac2c nb/intel/fsp_rangeley: Use MSR_PLATFORM_INFO instead of 0xce by Elyes HAOUAS · 7 years ago
  38. e809305 nb/intel/x4x: Deprecate native graphic init by Arthur Heymans · 6 years ago
  39. 7345a17 nb/intel/x4x: Fix a few things in set_enhanced_mode by Arthur Heymans · 6 years ago
  40. 5a9dbde nb/intel/x4x: Work around a quirk by Arthur Heymans · 6 years ago
  41. 0602ce6 nb/intel/x4x: Add the option for stacked channel map settings by Arthur Heymans · 6 years ago
  42. b0f1988 src: Get rid of unneeded whitespace by Elyes HAOUAS · 6 years ago
  43. f2dd049 libgfxinit: Enable G45 support (for GM45/X4X) by Nico Huber · 7 years ago
  44. 4bdfebd nb/intel/pineview: Enable and allocate 8M for TSEG by Arthur Heymans · 6 years ago
  45. e07df9d nb/intel/i945: Enable and allocate 8M for TSEG by Arthur Heymans · 6 years ago
  46. f6d1477 nb/intel/i945: Add a common function to compute TSEG size by Arthur Heymans · 7 years ago
  47. 58d6ff1 intel/e7505: Remove ROMCC workaround by Kyösti Mälkki · 6 years ago
  48. 730df3c arch/x86: Make RELOCATABLE_RAMSTAGE the default by Kyösti Mälkki · 8 years ago
  49. 7904e72 arch/x86: Flag platforms without RELOCATABLE_RAMSTAGE by Kyösti Mälkki · 6 years ago
  50. 88af0f3 cpu/intel/haswell: Switch to POSTCAR_STAGE by Arthur Heymans · 6 years ago
  51. 02b13fd cpu/intel/model_2065x: Switch to POSTCAR_STAGE by Arthur Heymans · 6 years ago
  52. 6fcd7b8 cpu/intel/model_206ax: Switch to POSTCAR_STAGE by Arthur Heymans · 6 years ago
  53. 3a4edb6 nb/intel/gm45: Switch to POSTCAR_STAGE by Arthur Heymans · 6 years ago
  54. 4ff675e nb/intel/x4x: Switch to POSTCAR_STAGE by Arthur Heymans · 6 years ago
  55. aa7cf55 nb/intel/pineview: Switch to POSTCAR_STAGE by Arthur Heymans · 6 years ago
  56. 2dcc3a5 nb/intel/i945: Switch to POSTCAR_STAGE by Arthur Heymans · 6 years ago
  57. c07f8fb security/tpm: Unify the coreboot TPM software stack by Philipp Deppenwiese · 6 years ago
  58. 961d31b intel/i440bx: Drop tests for LATE_CBMEM_INIT by Kyösti Mälkki · 6 years ago
  59. 448d9fb src: Use "foo *bar" instead of "foo* bar" by Elyes HAOUAS · 6 years ago
  60. 089b908 nb/intel: Use postcar_frame_add_romcache() by Nico Huber · 6 years ago
  61. f369e60 northbridge/intel: Remove unneeded includes by Elyes HAOUAS · 6 years ago
  62. 3e893bb intel/socket_mPGA604 intel/e7505: Switch to POSTCAR_STAGE by Kyösti Mälkki · 6 years ago
  63. 8168046 intel/e7505: Move to RELOCATABLE_RAMSTAGE by Kyösti Mälkki · 6 years ago
  64. 4c0e277 intel/e7505: Assume AGP slot disabled by Kyösti Mälkki · 6 years ago
  65. 717b6e3 aopen/dxplplusu intel/e7505: Move to EARLY_CBMEM_INIT by Kyösti Mälkki · 6 years ago
  66. 9e69c87 intel/e7505: Fix domain resources by Kyösti Mälkki · 6 years ago
  67. 654cc2f {cpu,drivers,nb,soc}/intel: Use CACHE_ROM_BASE where appropriate by Nico Huber · 6 years ago
  68. 5474eb1 src/northbridge: Add and update license headers by Martin Roth · 6 years ago
  69. 148b1db nb/intel/fsp_sandybridge: Fix lost const qualifier on 'device_t' by Elyes HAOUAS · 6 years ago
  70. 0d28495 nb/intel/x4x: Adapt post JEDEC for DDR3 by Arthur Heymans · 7 years ago
  71. 3fa103a nb/intel/x4x/raminit: Add DDR3 enhanced mode and power settings by Arthur Heymans · 7 years ago
  72. b4a7804 nb/intel/x4x/raminit: Add DDR3 specific dra/drb settings by Arthur Heymans · 7 years ago
  73. b5170c3 nb/intel/x4x: Implement write leveling by Arthur Heymans · 7 years ago
  74. f128726 nb/intel/x4x: Add DDR3 JEDEC init by Arthur Heymans · 7 years ago
  75. ee8ce8d nb/intel/sandybridge: Get rid of device_t by Elyes HAOUAS · 6 years ago
  76. dfa5125 nb/intel/nehalem: Fix smashed stack in romstage by Matthias Gazzari · 6 years ago
  77. 4021a5a nb/common/intel: Remove the mrc cache code by Arthur Heymans · 7 years ago
  78. dc71e25 nb/intel/nehalem: Use the common mrc cache driver by Arthur Heymans · 7 years ago
  79. 97e8b75 nb/intel/e7505: Get rid of device_t by Elyes HAOUAS · 6 years ago
  80. 77f7a6e nb/intel/haswell: Get rid of device_t by Elyes HAOUAS · 6 years ago
  81. 5c3452b nb/intel/nehalem: Add ACPI path by Patrick Rudolph · 6 years ago
  82. 6f7e8de nb/intel/fsp_sandybridge: Get rid of device_t by Elyes HAOUAS · 6 years ago
  83. 9749a85 nb/intel/i945/raminit.c: Remove not necessary braces {} by Elyes HAOUAS · 6 years ago
  84. e6cc21e nb/intel/x4x/raminit: DDR3 specific ODT by Arthur Heymans · 7 years ago
  85. 0d1c9b0 nb/intel/x4x: Add DDR3 rcomp by Arthur Heymans · 7 years ago
  86. 638240e nb/intel/x4x/raminit: Support programming initials DD3 DLL setting by Arthur Heymans · 7 years ago
  87. 66a0f55 nb/intel/x4x/raminit: Support programming DDR3 timings by Arthur Heymans · 7 years ago
  88. 7a3a319 nb/intel/x4x/raminit: Make programming launch ddr3 specific by Arthur Heymans · 7 years ago
  89. 840c27e nb/intel/x4x/raminit: Make programming crossclock support DDR3 by Arthur Heymans · 7 years ago
  90. a2cc231 nb/intel/x4x: Rename a things that are not specific to DDR2 by Arthur Heymans · 7 years ago
  91. 1848ba3 nb/x4x/raminit: Decode ddr3 dimms by Arthur Heymans · 7 years ago
  92. 701da39 nb/intel/x4x/raminit: Fix programming dual channel registers by Arthur Heymans · 7 years ago
  93. 96184e9 nb/intel/i945/bootblock.c: Correct comment by Elyes HAOUAS · 6 years ago
  94. 322fa32 nb/intel/i440bx: Get rid of device_t by Elyes HAOUAS · 6 years ago
  95. 3de3031 {mb,nb,soc}: Remove references to pci_bus_default_ops() by Nico Huber · 6 years ago
  96. 16a70a4 nb/intel/x4x: Change memory layout to improve MTRR by Arthur Heymans · 7 years ago
  97. dfce932 nb/intel/x4x: Fix programming CxDRB by Arthur Heymans · 7 years ago
  98. 95c48cb nb/intel/x4x: Implement both read and write training by Arthur Heymans · 7 years ago
  99. cc1e3b6 Fix freeze during chipset lockdown on Nehalem by Matthias Gazzari · 6 years ago
  100. 09d1d59 nb/intel/fsp_rangeley: Get rid of device_t by Elyes HAOUAS · 7 years ago