blob: 1601b55cd6965ca638aa8978c69ec5f9dcf22f77 [file] [log] [blame]
Kyösti Mälkki3d0288d2016-12-04 15:39:44 +02001/*
2 * This file is part of the coreboot project.
3 *
4 * This program is free software; you can redistribute it and/or modify
5 * it under the terms of the GNU General Public License as published by
6 * the Free Software Foundation; version 2 of the License.
7 *
8 * This program is distributed in the hope that it will be useful,
9 * but WITHOUT ANY WARRANTY; without even the implied warranty of
10 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
11 * GNU General Public License for more details.
12 */
13
Kyösti Mälkki0377a3692019-01-06 10:44:49 +020014#include <cpu/intel/car/bootblock.h>
Kyösti Mälkki3d0288d2016-12-04 15:39:44 +020015#include <arch/io.h>
Kyösti Mälkkif1b58b72019-03-01 13:43:02 +020016#include <device/pci_ops.h>
Kyösti Mälkki3d0288d2016-12-04 15:39:44 +020017
Kyösti Mälkki0377a3692019-01-06 10:44:49 +020018void bootblock_early_southbridge_init(void)
Kyösti Mälkki3d0288d2016-12-04 15:39:44 +020019{
20 /* Set FWH IDs for 2 MB flash part. */
21 if (CONFIG_ROM_SIZE == 0x200000)
22 pci_write_config32(PCI_DEV(0, 0x1f, 0), 0xe8, 0x00001111);
23}