blob: 0bdf1d97ba607556d6dc9b3b7b16ac6db6828b39 [file] [log] [blame]
Subrata Banika554b0c2017-02-16 16:08:49 +05301/*
2 * This file is part of the coreboot project.
3 *
4 * Copyright (C) 2014 Google Inc.
praveen hodagatta praneshe26c4a42018-09-20 03:49:45 +08005 * Copyright (C) 2015-2018 Intel Corporation.
Subrata Banika554b0c2017-02-16 16:08:49 +05306 *
7 * This program is free software; you can redistribute it and/or modify
8 * it under the terms of the GNU General Public License as published by
9 * the Free Software Foundation; version 2 of the License.
10 *
11 * This program is distributed in the hope that it will be useful,
12 * but WITHOUT ANY WARRANTY; without even the implied warranty of
13 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
14 * GNU General Public License for more details.
15 */
16
Karthikeyan Ramasubramanianef0c2262019-06-06 15:35:11 -060017#include <arch/acpi_device.h>
18#include <console/console.h>
Subrata Banika554b0c2017-02-16 16:08:49 +053019#include <device/device.h>
20#include <device/pci.h>
21#include <device/pci_ids.h>
Karthikeyan Ramasubramanianef0c2262019-06-06 15:35:11 -060022#include <drivers/usb/acpi/chip.h>
Duncan Lauriebf713b02018-05-07 15:33:18 -070023#include <intelblocks/acpi.h>
Subrata Banika554b0c2017-02-16 16:08:49 +053024#include <intelblocks/xhci.h>
Karthikeyan Ramasubramanianef0c2262019-06-06 15:35:11 -060025#include <soc/pci_devs.h>
26
27#define XHCI_USB2 2
28#define XHCI_USB3 3
29
30/* Current Connect Status */
31#define XHCI_STATUS_CCS (1 << 0)
32
33static bool is_usb_port_connected(const struct xhci_usb_info *info,
34 unsigned int port_type, unsigned int port_id)
35{
36 uintptr_t port_sts_reg;
37 uint32_t port_status;
38 const struct resource *res;
39
40 /* Support only USB2 or USB3 ports */
41 if (!(port_type == XHCI_USB2 || port_type == XHCI_USB3))
42 return false;
43
44 /* Mark out of bound port id as not connected */
45 if ((port_type == XHCI_USB2 && port_id >= info->num_usb2_ports) ||
46 (port_type == XHCI_USB3 && port_id >= info->num_usb3_ports))
47 return false;
48
49 /* Calculate port status register address and read the status */
50 res = find_resource(PCH_DEV_XHCI, PCI_BASE_ADDRESS_0);
51 /* If the memory BAR is not allocated for XHCI, leave the devices enabled */
52 if (!res)
53 return true;
54
55 if (port_type == XHCI_USB2)
56 port_sts_reg = (uintptr_t)res->base +
57 info->usb2_port_status_reg + port_id * 0x10;
58 else
59 port_sts_reg = (uintptr_t)res->base +
60 info->usb3_port_status_reg + port_id * 0x10;
61 port_status = read32((void *)port_sts_reg);
62
63 /* Ensure that the status is not all 1s */
64 if (port_status == 0xffffffff)
65 return false;
66
67 return !!(port_status & XHCI_STATUS_CCS);
68}
69
70void usb_xhci_disable_unused(bool (*ext_usb_xhci_en_cb)(unsigned int port_type,
71 unsigned int port_id))
72{
73 struct device *xhci, *hub = NULL, *port = NULL;
74 const struct xhci_usb_info *info = soc_get_xhci_usb_info();
75 struct drivers_usb_acpi_config *config;
76 bool enable;
77
78 xhci = pcidev_path_on_root(PCH_DEVFN_XHCI);
79 if (!xhci) {
80 printk(BIOS_ERR, "%s: Could not locate XHCI device in DT\n", __func__);
81 return;
82 }
83
84 while ((hub = dev_bus_each_child(xhci->link_list, hub)) != NULL) {
85 while ((port = dev_bus_each_child(hub->link_list, port)) != NULL) {
86 enable = true;
87 config = config_of(port);
88 if (config->type == UPC_TYPE_INTERNAL) {
89 /* Probe the connect status of internal ports */
90 enable = is_usb_port_connected(info, port->path.usb.port_type,
91 port->path.usb.port_id);
92 } else if (ext_usb_xhci_en_cb) {
93 /* Check the mainboard for the status of external ports */
94 enable = ext_usb_xhci_en_cb(port->path.usb.port_type,
95 port->path.usb.port_id);
96 }
97
98 if (!enable) {
99 printk(BIOS_INFO, "%s: Disabling USB Type%d Id%d\n",
100 __func__, port->path.usb.port_type,
101 port->path.usb.port_id);
102 port->enabled = 0;
103 }
104 }
105 }
106}
Subrata Banika554b0c2017-02-16 16:08:49 +0530107
Aaron Durbin64031672018-04-21 14:45:32 -0600108__weak void soc_xhci_init(struct device *dev) { /* no-op */ }
Subrata Banika554b0c2017-02-16 16:08:49 +0530109
110static struct device_operations usb_xhci_ops = {
Elyes HAOUAS1d191272018-11-27 12:23:48 +0100111 .read_resources = pci_dev_read_resources,
112 .set_resources = pci_dev_set_resources,
113 .enable_resources = pci_dev_enable_resources,
Subrata Banika554b0c2017-02-16 16:08:49 +0530114 .init = soc_xhci_init,
Subrata Banik6bbc91a2017-12-07 14:55:51 +0530115 .ops_pci = &pci_dev_ops_pci,
Elyes HAOUAS1d191272018-11-27 12:23:48 +0100116 .scan_bus = scan_usb_bus,
Julius Wernercd49cce2019-03-05 16:53:33 -0800117#if CONFIG(HAVE_ACPI_TABLES)
Elyes HAOUAS1d191272018-11-27 12:23:48 +0100118 .acpi_name = soc_acpi_name,
Subrata Banik98376b82018-05-22 16:18:16 +0530119#endif
Subrata Banika554b0c2017-02-16 16:08:49 +0530120};
121
122static const unsigned short pci_device_ids[] = {
Aaron Durbinf27d98f2017-05-05 16:52:52 -0500123 PCI_DEVICE_ID_INTEL_APL_XHCI,
Lijian Zhaobbedef92017-07-29 16:38:38 -0700124 PCI_DEVICE_ID_INTEL_CNL_LP_XHCI,
Subrata Banikfc98c012017-05-03 13:29:19 +0530125 PCI_DEVICE_ID_INTEL_GLK_XHCI,
126 PCI_DEVICE_ID_INTEL_SPT_LP_XHCI,
V Sowmya7c150472018-01-23 14:44:45 +0530127 PCI_DEVICE_ID_INTEL_SPT_H_XHCI,
V Sowmyaacc2a482018-01-23 15:27:23 +0530128 PCI_DEVICE_ID_INTEL_KBP_H_XHCI,
praveen hodagatta praneshe26c4a42018-09-20 03:49:45 +0800129 PCI_DEVICE_ID_INTEL_CNP_H_XHCI,
Aamir Bohra9eac0392018-06-30 12:07:04 +0530130 PCI_DEVICE_ID_INTEL_ICP_LP_XHCI,
Ronak Kanabarda7ffb482019-02-05 01:51:13 +0530131 PCI_DEVICE_ID_INTEL_CMP_LP_XHCI,
Subrata Banika554b0c2017-02-16 16:08:49 +0530132 0
133};
134
135static const struct pci_driver pch_usb_xhci __pci_driver = {
136 .ops = &usb_xhci_ops,
137 .vendor = PCI_VENDOR_ID_INTEL,
138 .devices = pci_device_ids,
139};