blob: a63db7827f6a092770142ede6ddc36a5ba16778e [file] [log] [blame]
Iru Caid7ee9dd2016-02-24 15:03:58 +08001#ifndef NORTHBRIDGE_INTEL_PINEVIEW_CHIP_H
2#define NORTHBRIDGE_INTEL_PINEVIEW_CHIP_H
3
Damien Zammitf7060f12015-11-14 00:59:21 +11004#include <drivers/intel/gma/i915.h>
5
6struct northbridge_intel_pineview_config {
Damien Zammit51fdb922016-01-18 18:34:52 +11007 /* GMA */
8 bool use_crt;
9 bool use_lvds;
Damien Zammitf7060f12015-11-14 00:59:21 +110010 int gpu_lvds_use_spread_spectrum_clock;
11 struct i915_gpu_controller_info gfx;
12};
Iru Caid7ee9dd2016-02-24 15:03:58 +080013
14#endif /* NORTHBRIDGE_INTEL_PINEVIEW_CHIP_H */