Gitiles
Code Review Sign In
review.coreboot.org / coreboot / e325b223a2c48d35dedce1c20d055c23b0ea4bea / . / src / cpu / intel / car / romstage.c
blob: c6df446c6a1300eb02ea2beb0a3fd9e7bdc451af [file] [log] [blame]
Kyösti Mälkkie325b222016-06-17 11:04:37 +0300[diff] [blame^]1#include <cpu/intel/romstage.h>
2
3void * asmlinkage romstage_main(unsigned long bist)
4{
5 mainboard_romstage_entry(bist);
6 return (void*)CONFIG_RAMTOP;
7}