Gitiles
Code Review Sign In
review.coreboot.org / coreboot / e20a3191f58ffb37da3ed6414491d61dbfc7e583 / . / src / lib / tlcl_structures.h
blob: b73fe8386a555ea2d73781713bd1c64ad31243d5 [file] [log] [blame]
Daisuke Nojiriefb5cde2014-07-02 08:37:23 -0700[diff] [blame]1/* This file is automatically generated */
2
3const struct s_tpm_extend_cmd{
Lee Leahye20a3192017-03-09 16:21:34 -0800[diff] [blame^]4 uint8_t buffer[34];
5 uint16_t pcrNum;
6 uint16_t inDigest;
Daisuke Nojiriefb5cde2014-07-02 08:37:23 -0700[diff] [blame]7} tpm_extend_cmd = {{0x0, 0xc1, 0x0, 0x0, 0x0, 0x22, 0x0, 0x0, 0x0, 0x14, },
810, 14, };
9
10const struct s_tpm_get_random_cmd{
Lee Leahye20a3192017-03-09 16:21:34 -0800[diff] [blame^]11 uint8_t buffer[14];
12 uint16_t bytesRequested;
Daisuke Nojiriefb5cde2014-07-02 08:37:23 -0700[diff] [blame]13} tpm_get_random_cmd = {{0x0, 0xc1, 0x0, 0x0, 0x0, 0xe, 0x0, 0x0, 0x0, 0x46, },
1410, };
15
16const struct s_tpm_getownership_cmd{
Lee Leahye20a3192017-03-09 16:21:34 -0800[diff] [blame^]17 uint8_t buffer[22];
Daisuke Nojiriefb5cde2014-07-02 08:37:23 -0700[diff] [blame]18} tpm_getownership_cmd = {{0x0, 0xc1, 0x0, 0x0, 0x0, 0x16, 0x0, 0x0, 0x0, 0x65, 0x0, 0x0, 0x0, 0x5, 0x0, 0x0, 0x0, 0x4, 0x0, 0x0, 0x1, 0x11, },
19};
20
21const struct s_tpm_getpermissions_cmd{
Lee Leahye20a3192017-03-09 16:21:34 -0800[diff] [blame^]22 uint8_t buffer[22];
23 uint16_t index;
Daisuke Nojiriefb5cde2014-07-02 08:37:23 -0700[diff] [blame]24} tpm_getpermissions_cmd = {{0x0, 0xc1, 0x0, 0x0, 0x0, 0x16, 0x0, 0x0, 0x0, 0x65, 0x0, 0x0, 0x0, 0x11, 0x0, 0x0, 0x0, 0x4, },
2518, };
26
27const struct s_tpm_getstclearflags_cmd{
Lee Leahye20a3192017-03-09 16:21:34 -0800[diff] [blame^]28 uint8_t buffer[22];
Daisuke Nojiriefb5cde2014-07-02 08:37:23 -0700[diff] [blame]29} tpm_getstclearflags_cmd = {{0x0, 0xc1, 0x0, 0x0, 0x0, 0x16, 0x0, 0x0, 0x0, 0x65, 0x0, 0x0, 0x0, 0x4, 0x0, 0x0, 0x0, 0x4, 0x0, 0x0, 0x1, 0x9, },
30};
31
32const struct s_tpm_getflags_cmd{
Lee Leahye20a3192017-03-09 16:21:34 -0800[diff] [blame^]33 uint8_t buffer[22];
Daisuke Nojiriefb5cde2014-07-02 08:37:23 -0700[diff] [blame]34} tpm_getflags_cmd = {{0x0, 0xc1, 0x0, 0x0, 0x0, 0x16, 0x0, 0x0, 0x0, 0x65, 0x0, 0x0, 0x0, 0x4, 0x0, 0x0, 0x0, 0x4, 0x0, 0x0, 0x1, 0x8, },
35};
36
37const struct s_tpm_physicalsetdeactivated_cmd{
Lee Leahye20a3192017-03-09 16:21:34 -0800[diff] [blame^]38 uint8_t buffer[11];
39 uint16_t deactivated;
Daisuke Nojiriefb5cde2014-07-02 08:37:23 -0700[diff] [blame]40} tpm_physicalsetdeactivated_cmd = {{0x0, 0xc1, 0x0, 0x0, 0x0, 0xb, 0x0, 0x0, 0x0, 0x72, },
4110, };
42
43const struct s_tpm_physicalenable_cmd{
Lee Leahye20a3192017-03-09 16:21:34 -0800[diff] [blame^]44 uint8_t buffer[10];
Daisuke Nojiriefb5cde2014-07-02 08:37:23 -0700[diff] [blame]45} tpm_physicalenable_cmd = {{0x0, 0xc1, 0x0, 0x0, 0x0, 0xa, 0x0, 0x0, 0x0, 0x6f, },
46};
47
48const struct s_tpm_physicaldisable_cmd{
Lee Leahye20a3192017-03-09 16:21:34 -0800[diff] [blame^]49 uint8_t buffer[10];
Daisuke Nojiriefb5cde2014-07-02 08:37:23 -0700[diff] [blame]50} tpm_physicaldisable_cmd = {{0x0, 0xc1, 0x0, 0x0, 0x0, 0xa, 0x0, 0x0, 0x0, 0x70, },
51};
52
53const struct s_tpm_forceclear_cmd{
Lee Leahye20a3192017-03-09 16:21:34 -0800[diff] [blame^]54 uint8_t buffer[10];
Daisuke Nojiriefb5cde2014-07-02 08:37:23 -0700[diff] [blame]55} tpm_forceclear_cmd = {{0x0, 0xc1, 0x0, 0x0, 0x0, 0xa, 0x0, 0x0, 0x0, 0x5d, },
56};
57
58const struct s_tpm_readpubek_cmd{
Lee Leahye20a3192017-03-09 16:21:34 -0800[diff] [blame^]59 uint8_t buffer[30];
Daisuke Nojiriefb5cde2014-07-02 08:37:23 -0700[diff] [blame]60} tpm_readpubek_cmd = {{0x0, 0xc1, 0x0, 0x0, 0x0, 0x1e, 0x0, 0x0, 0x0, 0x7c, },
61};
62
63const struct s_tpm_continueselftest_cmd{
Lee Leahye20a3192017-03-09 16:21:34 -0800[diff] [blame^]64 uint8_t buffer[10];
Daisuke Nojiriefb5cde2014-07-02 08:37:23 -0700[diff] [blame]65} tpm_continueselftest_cmd = {{0x0, 0xc1, 0x0, 0x0, 0x0, 0xa, 0x0, 0x0, 0x0, 0x53, },
66};
67
68const struct s_tpm_selftestfull_cmd{
Lee Leahye20a3192017-03-09 16:21:34 -0800[diff] [blame^]69 uint8_t buffer[10];
Daisuke Nojiriefb5cde2014-07-02 08:37:23 -0700[diff] [blame]70} tpm_selftestfull_cmd = {{0x0, 0xc1, 0x0, 0x0, 0x0, 0xa, 0x0, 0x0, 0x0, 0x50, },
71};
72
73const struct s_tpm_resume_cmd{
Lee Leahye20a3192017-03-09 16:21:34 -0800[diff] [blame^]74 uint8_t buffer[12];
Daisuke Nojiriefb5cde2014-07-02 08:37:23 -0700[diff] [blame]75} tpm_resume_cmd = {{0x0, 0xc1, 0x0, 0x0, 0x0, 0xc, 0x0, 0x0, 0x0, 0x99, 0x0, 0x2, },
76};
77
78const struct s_tpm_savestate_cmd{
Lee Leahye20a3192017-03-09 16:21:34 -0800[diff] [blame^]79 uint8_t buffer[10];
Daisuke Nojiriefb5cde2014-07-02 08:37:23 -0700[diff] [blame]80} tpm_savestate_cmd = {{0x0, 0xc1, 0x0, 0x0, 0x0, 0xa, 0x0, 0x0, 0x0, 0x98, },
81};
82
83const struct s_tpm_startup_cmd{
Lee Leahye20a3192017-03-09 16:21:34 -0800[diff] [blame^]84 uint8_t buffer[12];
Daisuke Nojiriefb5cde2014-07-02 08:37:23 -0700[diff] [blame]85} tpm_startup_cmd = {{0x0, 0xc1, 0x0, 0x0, 0x0, 0xc, 0x0, 0x0, 0x0, 0x99, 0x0, 0x1, },
86};
87
88const struct s_tpm_finalizepp_cmd{
Lee Leahye20a3192017-03-09 16:21:34 -0800[diff] [blame^]89 uint8_t buffer[12];
Daisuke Nojiriefb5cde2014-07-02 08:37:23 -0700[diff] [blame]90} tpm_finalizepp_cmd = {{0x0, 0xc1, 0x0, 0x0, 0x0, 0xc, 0x40, 0x0, 0x0, 0xa, 0x2, 0xa0, },
91};
92
93const struct s_tpm_pplock_cmd{
Lee Leahye20a3192017-03-09 16:21:34 -0800[diff] [blame^]94 uint8_t buffer[12];
Daisuke Nojiriefb5cde2014-07-02 08:37:23 -0700[diff] [blame]95} tpm_pplock_cmd = {{0x0, 0xc1, 0x0, 0x0, 0x0, 0xc, 0x40, 0x0, 0x0, 0xa, 0x0, 0x4, },
96};
97
98const struct s_tpm_ppenable_cmd{
Lee Leahye20a3192017-03-09 16:21:34 -0800[diff] [blame^]99 uint8_t buffer[12];
Daisuke Nojiriefb5cde2014-07-02 08:37:23 -0700[diff] [blame]100} tpm_ppenable_cmd = {{0x0, 0xc1, 0x0, 0x0, 0x0, 0xc, 0x40, 0x0, 0x0, 0xa, 0x0, 0x20, },
101};
102
103const struct s_tpm_ppassert_cmd{
Lee Leahye20a3192017-03-09 16:21:34 -0800[diff] [blame^]104 uint8_t buffer[12];
Daisuke Nojiriefb5cde2014-07-02 08:37:23 -0700[diff] [blame]105} tpm_ppassert_cmd = {{0x0, 0xc1, 0x0, 0x0, 0x0, 0xc, 0x40, 0x0, 0x0, 0xa, 0x0, 0x8, },
106};
107
108const struct s_tpm_pcr_read_cmd{
Lee Leahye20a3192017-03-09 16:21:34 -0800[diff] [blame^]109 uint8_t buffer[14];
110 uint16_t pcrNum;
Daisuke Nojiriefb5cde2014-07-02 08:37:23 -0700[diff] [blame]111} tpm_pcr_read_cmd = {{0x0, 0xc1, 0x0, 0x0, 0x0, 0xe, 0x0, 0x0, 0x0, 0x15, },
11210, };
113
114const struct s_tpm_nv_read_cmd{
Lee Leahye20a3192017-03-09 16:21:34 -0800[diff] [blame^]115 uint8_t buffer[22];
116 uint16_t index;
117 uint16_t length;
Daisuke Nojiriefb5cde2014-07-02 08:37:23 -0700[diff] [blame]118} tpm_nv_read_cmd = {{0x0, 0xc1, 0x0, 0x0, 0x0, 0x16, 0x0, 0x0, 0x0, 0xcf, },
11910, 18, };
120
121const struct s_tpm_nv_write_cmd{
Lee Leahye20a3192017-03-09 16:21:34 -0800[diff] [blame^]122 uint8_t buffer[256];
123 uint16_t index;
124 uint16_t length;
125 uint16_t data;
Daisuke Nojiriefb5cde2014-07-02 08:37:23 -0700[diff] [blame]126} tpm_nv_write_cmd = {{0x0, 0xc1, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0xcd, },
12710, 18, 22, };
128
129const struct s_tpm_nv_definespace_cmd{
Lee Leahye20a3192017-03-09 16:21:34 -0800[diff] [blame^]130 uint8_t buffer[101];
131 uint16_t index;
132 uint16_t perm;
133 uint16_t size;
Daisuke Nojiriefb5cde2014-07-02 08:37:23 -0700[diff] [blame]134} tpm_nv_definespace_cmd = {{0x0, 0xc1, 0x0, 0x0, 0x0, 0x65, 0x0, 0x0, 0x0, 0xcc, 0x0, 0x18, 0, 0, 0, 0, 0x0, 0x3, 0, 0, 0, 0x1f, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0x0, 0x3, 0, 0, 0, 0x1f, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0x0, 0x17, },
13512, 70, 77, };
136
137const int kWriteInfoLength = 12;
138const int kNvDataPublicPermissionsOffset = 60;