Gitiles
Code Review Sign In
review.coreboot.org / coreboot / d95d2645f4fececf70ae96c97edd0e92111ade3e / . / src / mainboard / google / rex / variants / baseboard / ovis / Makefile.inc
blob: fd45b948ff460768b95f456caf26bfe30185250d [file] [log] [blame]
Jakub Czapigad95d2642023-05-30 08:57:17 +0000[diff] [blame^]1romstage-y += memory.c