Gitiles
Code Review Sign In
review.coreboot.org / coreboot / d5b0aeab2e7320d79f2f1aad24868a844c257413 / . / util / inteltool / gpio_names / apollolake.h
blob: 83ddd523a0bf8336175dab47df3f1830df86d8a7 [file] [log] [blame]
Nicholas Chind5b0aea2023-10-24 18:30:51 -0600[diff] [blame^]1/* SPDX-License-Identifier: GPL-2.0-only */
2
Johanna Schanderf80c5d92020-01-29 09:20:23 +0100[diff] [blame]3#ifndef GPIO_NAMES_APOLLOLAKE_H
4#define GPIO_NAMES_APOLLOLAKE_H
5
6#include "gpio_groups.h"
7
8/*
9 * Names prefixed with an *asterisk are the default.
10 * (if it's the first column, GPIO is the default, no matter the name)
11 */
12
13static const char *const apl_group_north_names[] = {
14 "*GPIO_0", "n/a", "n/a", "n/a", "n/a", "n/a",
15 "*GPIO_1", "n/a", "n/a", "n/a", "n/a", "n/a",
16 "*GPIO_2", "n/a", "n/a", "n/a", "n/a", "n/a",
17 "*GPIO_3", "n/a", "n/a", "n/a", "n/a", "n/a",
18 "*GPIO_4", "n/a", "n/a", "n/a", "n/a", "n/a",
19 "*GPIO_5", "n/a", "n/a", "n/a", "n/a", "n/a",
20 "*GPIO_6", "n/a", "n/a", "n/a", "n/a", "n/a",
21 "*GPIO_7", "n/a", "n/a", "n/a", "n/a", "n/a",
22 "*GPIO_8", "n/a", "n/a", "n/a", "n/a", "n/a",
23 "*GPIO_9", "n/a", "n/a", "n/a", "n/a", "n/a",
24 "*GPIO_10", "n/a", "n/a", "n/a", "n/a", "n/a",
25 "*GPIO_11", "n/a", "n/a", "n/a", "n/a", "n/a",
26 "*GPIO_12", "n/a", "n/a", "n/a", "n/a", "n/a",
27 "*GPIO_13", "n/a", "n/a", "n/a", "n/a", "n/a",
28 "*GPIO_14", "n/a", "n/a", "n/a", "n/a", "n/a",
29 "*GPIO_15", "n/a", "n/a", "n/a", "n/a", "n/a",
30 "*GPIO_16", "n/a", "n/a", "n/a", "n/a", "n/a",
31 "*GPIO_17", "n/a", "n/a", "n/a", "n/a", "n/a",
32 "*GPIO_18", "n/a", "n/a", "n/a", "n/a", "n/a",
33 "*GPIO_19", "n/a", "n/a", "n/a", "n/a", "n/a",
34 "*GPIO_20", "n/a", "n/a", "n/a", "n/a", "n/a",
35 "*GPIO_21", "n/a", "n/a", "n/a", "n/a", "n/a",
36 "*GPIO_22", "n/a", "n/a", "n/a", "n/a", "SATA_GP0",
37 "*GPIO_23", "n/a", "n/a", "n/a", "n/a", "SATA_GP1",
38 "*GPIO_24", "n/a", "n/a", "n/a", "n/a", "SATA_DEVSLP0",
39 "*GPIO_25", "n/a", "n/a", "n/a", "n/a", "SATA_DEVSLP1",
40 "*GPIO_26", "n/a", "n/a", "n/a", "n/a", "SATA_LEDN",
41 "*GPIO_27", "n/a", "n/a", "n/a", "n/a", "n/a",
42 "*GPIO_28", "n/a", "ISH_GPIO_10", "n/a", "n/a", "n/a",
43 "*GPIO_29", "n/a", "ISH_GPIO_11", "n/a", "n/a", "n/a",
44 "*GPIO_30", "ISH_GPIO_12", "n/a", "n/a", "n/a", "n/a",
45 "*GPIO_31", "ISH_GPIO_13", "n/a", "n/a", "n/a", "SUSCLK1",
46 "*GPIO_32", "ISH_GPIO_14", "n/a", "n/a", "n/a", "SUSCLK2",
47 "*GPIO_33", "ISH_GPIO_15", "n/a", "n/a", "n/a", "SUSCLK3",
48 "*GPIO_34", "PWM0", "n/a", "n/a", "n/a", "n/a",
49 "*GPIO_35", "PWM1", "n/a", "n/a", "n/a", "n/a",
50 "*GPIO_36", "PWM2", "n/a", "n/a", "n/a", "n/a",
51 "*GPIO_37", "PWM3", "n/a", "n/a", "n/a", "n/a",
52 "*GPIO_38", "LPSS_UART0_RXD", "n/a", "n/a", "n/a", "n/a",
53 "*GPIO_39", "LPSS_UART0_TXD", "n/a", "n/a", "n/a", "n/a",
54 "*GPIO_40", "LPSS_UART0_RTS_N", "n/a", "n/a", "n/a", "n/a",
55 "*GPIO_41", "LPSS_UART0_CTS_N", "n/a", "n/a", "n/a", "n/a",
56 "*GPIO_42", "LPSS_UART1_RXD", "n/a", "n/a", "n/a", "n/a",
57 "*GPIO_43", "LPSS_UART1_TXD", "n/a", "n/a", "n/a", "n/a",
58 "*GPIO_44", "LPSS_UART1_RTS_N", "n/a", "n/a", "n/a", "n/a",
59 "*GPIO_45", "LPSS_UART1_CTS_N", "n/a", "n/a", "n/a", "n/a",
60 "*GPIO_46", "LPSS_UART2_RXD", "n/a", "n/a", "n/a", "n/a",
61 "*GPIO_47", "LPSS_UART2_TXD", "n/a", "n/a", "n/a", "n/a",
62 "*GPIO_48", "LPSS_UART2_RTS_N", "n/a", "n/a", "n/a", "n/a",
63 "*GPIO_49", "LPSS_UART2_CTS_N", "n/a", "n/a", "n/a", "n/a",
64 "*GPIO_62", "GP_CAMERASB0", "n/a", "n/a", "n/a", "n/a",
65 "*GPIO_63", "GP_CAMERASB1", "n/a", "n/a", "n/a", "n/a",
66 "*GPIO_64", "GP_CAMERASB2", "n/a", "n/a", "n/a", "n/a",
67 "*GPIO_65", "GP_CAMERASB3", "n/a", "n/a", "n/a", "n/a",
68 "*GPIO_66", "GP_CAMERASB4", "n/a", "n/a", "n/a", "n/a",
69 "*GPIO_67", "GP_CAMERASB5", "n/a", "n/a", "n/a", "n/a",
70 "*GPIO_68", "GP_CAMERASB6", "n/a", "n/a", "n/a", "n/a",
71 "*GPIO_69", "GP_CAMERASB7", "n/a", "n/a", "n/a", "n/a",
72 "*GPIO_70", "GP_CAMERASB8", "n/a", "n/a", "n/a", "n/a",
73 "*GPIO_71", "GP_CAMERASB9", "n/a", "n/a", "n/a", "n/a",
74 "*GPIO_72", "GP_CAMERASB10","n/a", "n/a", "n/a", "n/a",
75 "*GPIO_73", "GP_CAMERASB11","n/a", "n/a", "n/a", "n/a",
76 "TCK", "*JTAG_TCK", "n/a", "n/a", "n/a", "n/a",
77 "TRST_B", "*JTAG_TRST_N", "n/a", "n/a", "n/a", "n/a",
78 "TMS", "*JTAG_TMS", "n/a", "n/a", "n/a", "n/a",
79 "TDI", "*JTAG_TDI", "n/a", "n/a", "n/a", "n/a",
80 "CX_PMODE", "*JTAG_PMODE", "n/a", "n/a", "n/a", "n/a",
81 "CX_PREQ_B", "*JTAG_PREQ_N", "n/a", "n/a", "n/a", "n/a",
82 "JTAGX" , "*JTAGX", "n/a", "n/a", "n/a", "n/a",
83 "CX_PRDY_B", "*JTAG_PRDY_N", "n/a", "n/a", "n/a", "n/a",
84 "TDO", "*JTAG_TDO", "n/a", "n/a", "n/a", "n/a",
85 "CNV_BRI_DT", "*GPIO_216", "n/a", "n/a", "n/a", "n/a",
86 "CNV_BRI_RSP", "*GPIO_217", "n/a", "n/a", "n/a", "n/a",
87 "CNV_RGI_DT", "*GPIO_218", "n/a", "n/a", "n/a", "n/a",
88 "CNV_RGI_RSP", "*n/a", "n/a", "n/a", "n/a", "n/a",
89 "SVID0_ALERT_B","*SVID0_ALERT_N","n/a", "n/a", "n/a", "n/a",
90 "SVID0_DATA", "*SVID0_DATA", "n/a", "n/a", "n/a", "n/a",
91 "SVID0_CLK", "*SVID0_CLK", "n/a", "n/a", "n/a", "n/a",
92};
93
94static const char *const apl_group_northwest_names[] = {
95 "GPIO_187", "*DDI0_DDC_SDA", "n/a", "n/a",
96 "GPIO_188", "*DDI0_DDC_SCL", "n/a", "n/a",
97 "GPIO_189", "*DDI1_DDC_SDA", "n/a", "n/a",
98 "GPIO_190", "*DDI1_DDC_SCL", "n/a", "n/a",
99 "GPIO_191", "*MIPI_I2C_SDA", "n/a", "n/a",
100 "GPIO_192", "*MIPI_I2C_SCL", "n/a", "n/a",
101 "GPIO_193", "*PNL0_VDDEN", "n/a", "n/a",
102 "GPIO_194", "*PNL0_BKLTEN", "n/a", "n/a",
103 "GPIO_195", "*PNL0_BKLTCTL", "n/a", "n/a",
104 "GPIO_196", "*PNL1_VDDEN", "n/a", "n/a",
105 "GPIO_197", "*PNL1_BKLTEN", "n/a", "n/a",
106 "GPIO_198", "*PNL1_BKLTCTL", "n/a", "n/a",
107 "GPIO_199", "*GPIO_199", "DDI1_HPD", "n/a",
108 "GPIO_200", "*GPIO_200", "DDI0_HPD", "n/a",
109 "GPIO_201", "*MDSI_A_TE", "n/a", "n/a",
110 "GPIO_202", "*MDSI_C_TE", "n/a", "n/a",
111 "GPIO_203", "*USB_OC0_N", "n/a", "n/a",
112 "GPIO_204", "*USB_OC1_N", "n/a", "n/a",
113 "PMC_SPI_FS0", "*PMC_SPI_FS0", "n/a", "n/a",
114 "PMC_SPI_FS1", "*PMC_SPI_FS1", "DDI2_HPD", "n/a",
115 "PMC_SPI_FS2", "*PMC_SPI_FS2", "FST_SPI_CS2_N","n/a",
116 "PMC_SPI_RXD", "*PMC_SPI_RXD", "n/a", "n/a",
117 "PMC_SPI_TXD", "*PMC_SPI_TXD", "n/a", "n/a",
118 "PMC_SPI_CLK", "*PMC_SPI_CLK", "n/a", "n/a",
119 "PMIC_PWRGOOD", "*n/a", "n/a", "n/a",
120 "PMIC_RESET_B", "*GPIO_223", "n/a", "n/a",
121 "GPIO_213", "*GPIO_213", "n/a", "n/a",
122 "GPIO_214", "*GPIO_214", "n/a", "n/a",
123 "GPIO_215", "*GPIO_215", "n/a", "n/a",
124 "PMIC_THERMTRIP_B", "*THERMTRIP_N", "n/a", "n/a",
125 "PMIC_STDBY", "*GPIO_224", "n/a", "n/a",
126 "PROCHOT_B", "*PROCHOT_N", "n/a", "n/a",
127 "PMIC_I2C_SCL", "*PMIC_I2C_SCL", "n/a", "n/a",
128 "PMIC_I2C_SDA", "*PMIC_I2C_SDA", "n/a", "n/a",
129 "*GPIO_74", "AVS_I2S1_MCLK" , "n/a", "n/a",
130 "*GPIO_75", "AVS_I2S1_BCLK", "n/a", "n/a",
131 "*GPIO_76", "AVS_I2S1_WS_SYNC", "n/a", "n/a",
132 "*GPIO_77", "AVS_I2S1_SDI", "n/a", "n/a",
133 "*GPIO_78", "AVS_I2S1_SDO", "n/a", "n/a",
134 "*GPIO_79", "AVS_DMIC_CLK_A1", "AVS_I2S4_BCLK","n/a",
135 "*GPIO_80", "AVS_DMIC_CLK_B1", "AVS_I2S4_WS_SYNC","n/a",
136 "*GPIO_81", "AVS_DMIC_DATA_1", "AVS_I2C4_SDI", "n/a",
137 "*GPIO_82", "AVS_DMIC_CLK_AB2", "AVS_I2S4_SDO", "n/a",
138 "*GPIO_83", "AVS_DMIC_DATA_2", "n/a", "n/a",
139 "*GPIO_84", "AVS_I2S2_MCLK", "AVS_HDA_RST_N","n/a",
140 "*GPIO_85", "AVS_I2S2_BCLK", "n/a", "n/a",
141 "*GPIO_86", "AVS_I2S2_WS_SYNC", "n/a", "n/a",
142 "*GPIO_87", "AVS_I2S2_SDI", "n/a", "n/a",
143 "*GPIO_88", "AVS_I2S2_SDO", "n/a", "n/a",
144 "*GPIO_89", "AVS_I2S3_BCLK", "n/a", "n/a",
145 "*GPIO_90", "AVS_I2S3_WS_SYNC", "n/a", "n/a",
146 "*GPIO_91", "AVS_I2S3_SDI", "n/a", "n/a",
147 "*GPIO_92", "AVS_I2S3_SDO", "n/a", "n/a",
148 "GPIO_97", "*FST_SPI_CS0_N", "n/a", "n/a",
149 "GPIO_98", "*FST_SPI_CS1_N", "n/a", "n/a",
150 "GPIO_99", "*FST_SPI_MOSI_IO0", "n/a", "n/a",
151 "GPIO_100", "*FST_SPI_MISO_IO1", "n/a", "n/a",
152 "GPIO_101", "*FST_SPI_IO2", "n/a", "n/a",
153 "GPIO_102", "*FST_SPI_IO3", "n/a", "n/a",
154 "GPIO_103", "*FST_SPI_CLK", "n/a", "n/a",
155 "FST_SPI_CLK_FB", "*n/a", "n/a", "n/a",
156 "*GPIO_104", "SIO_SPI_0_CLK", "n/a", "n/a",
157 "*GPIO_105", "SIO_SPI_0_FS0", "n/a", "n/a",
158 "*GPIO_106", "SIO_SPI_0_FS1", "n/a", "FST_SPI_CS2_N",
159 "*GPIO_109", "SIO_SPI_0_RXD", "n/a", "n/a",
160 "*GPIO_110", "SIO_SPI_0_TXD", "n/a", "n/a",
161 "*GPIO_111", "SIO_SPI_1_CLK", "n/a", "n/a",
162 "*GPIO_112", "SIO_SPI_1_FS0", "n/a", "n/a",
163 "*GPIO_113", "SIO_SPI_1_FS1", "n/a", "n/a",
164 "*GPIO_116", "SIO_SPI_1_RXD", "n/a", "n/a",
165 "*GPIO_117", "SIO_SPI_1_TXD", "n/a", "n/a",
166 "*GPIO_118", "SIO_SPI_2_CLK", "n/a", "n/a",
167 "*GPIO_119", "SIO_SPI_2_FS0", "n/a", "n/a",
168 "*GPIO_120", "SIO_SPI_2_FS1", "n/a", "n/a",
169 "*GPIO_121", "SIO_SPI_2_FS2", "n/a", "n/a",
170 "*GPIO_122", "SIO_SPI_2_RXD", "n/a", "n/a",
171 "*GPIO_123", "SIO_SPI_2_TXD", "n/a", "n/a",
172};
173
174static const char *const apl_group_west_names[] = {
175 "*GPIO_124", "LPSS_I2C0_SDA", "n/a", "n/a",
176 "*GPIO_125", "LPSS_I2C0_SCL", "n/a", "n/a",
177 "*GPIO_126", "LPSS_I2C1_SDA", "n/a", "n/a",
178 "*GPIO_127", "LPSS_I2C1_SCL", "n/a", "n/a",
179 "*GPIO_128", "LPSS_I2C2_SDA", "n/a", "n/a",
180 "*GPIO_129", "LPSS_I2C2_SCL", "n/a", "n/a",
181 "*GPIO_130", "LPSS_I2C3_SDA", "n/a", "n/a",
182 "*GPIO_131", "LPSS_I2C3_SCL", "n/a", "n/a",
183 "*GPIO_132", "LPSS_I2C4_SDA", "n/a", "n/a",
184 "*GPIO_133", "LPSS_I2C4_SCL", "n/a", "n/a",
185 "*GPIO_134", "LPSS_I2C5_SDA","ISH_I2C0_SDA", "n/a",
186 "*GPIO_135", "LPSS_I2C5_SCL","ISH_I2C0_SCL", "n/a",
187 "*GPIO_136", "LPSS_I2C6_SDA","ISH_I2C1_SDA", "n/a",
188 "*GPIO_137", "LPSS_I2C6_SCL","ISH_I2C1_SCL", "n/a",
189 "*GPIO_138", "LPSS_I2C7_SDA","ISH_I2C2_SDA", "n/a",
190 "*GPIO_139", "LPSS_I2C7_SCL","ISH_I2C2_SCL", "n/a",
191 "*GPIO_146", "ISH_GPIO_0", "AVS_I2S6_BCLK", "AVS_HDA_BCLK",
192 "*GPIO_147", "ISH_GPIO_1", "AVS_I2S6_WS_SYNC", "AVS_HDA_WS_SYNC",
193 "*GPIO_148", "ISH_GPIO_2", "AVS_I2S6_SDI", "AVS_HDA_SDI",
194 "*GPIO_149", "ISH_GPIO_3", "AVS_I2S6_SDO", "AVS_HDA_SDO",
195 "*GPIO_150", "ISH_GPIO_4", "AVS_I2S5_BCLK", "LPSS_UART2_RXD",
196 "*GPIO_151", "ISH_GPIO_5", "AVS_I2S5_WS_SYNC", "LPSS_UART2_TXD",
197 "*GPIO_152", "ISH_GPIO_6", "AVS_I2S5_SDI", "LPSS_UART2_RTS_B",
198 "*GPIO_153", "ISH_GPIO_7", "AVS_I2S5_SDO", "LPSS_UART2_CTS_B",
199 "*GPIO_154", "ISH_GPIO_8", "n/a", "n/a",
200 "*GPIO_155", "ISH_GPIO_9", "SPKR", "n/a",
201 "GPIO_209", "*PCIE_CLKREQ0_N", "MODEM_CLKREQ", "n/a",
202 "GPIO_210", "*PCIE_CLKREQ1_N", "n/a", "n/a",
203 "GPIO_211", "*PCIE_CLKREQ2_N", "n/a", "n/a",
204 "GPIO_212", "*PCIE_CLKREQ3_N", "n/a", "n/a",
205 "OSC_CLK_OUT_0","*OSC_CLK_OUT_0", "n/a", "n/a",
206 "OSC_CLK_OUT_1","*OSC_CLK_OUT_1", "n/a", "n/a",
207 "OSC_CLK_OUT_2","*OSC_CLK_OUT_2", "n/a", "n/a",
208 "OSC_CLK_OUT_3","*OSC_CLK_OUT_3", "n/a", "n/a",
209 "OSC_CLK_OUT_4","*OSC_CLK_OUT_4", "n/a", "n/a",
210 "*PMU_AC_PRESENT","PMU_AC_PRESENT", "n/a", "n/a",
211 "PMU_BATLOW_B", "*PMU_BATLOW_N", "n/a", "n/a",
212 "PMU_PLTRST_B", "*PMU_PLTRST_N", "n/a", "n/a",
213 "PMU_PWRBTN_B", "*PMU_PWRBTN_N", "n/a", "n/a",
214 "PMU_RESETBUTTON_B", "*PMU_RSTBTN_N", "n/a", "n/a",
215 "PMU_SLP_S0_B", "*PMU_SLP_S0_N", "n/a", "n/a",
216 "PMU_SLP_S3_B", "*PMU_SLP_S3_N", "n/a", "n/a",
217 "PMU_SLP_S4_B", "*PMU_SLP_S4_N", "n/a", "n/a",
218 "PMU_SUSCLK", "*PMU_SUSCLK", "n/a", "n/a",
219 "*PMU_WAKE_B", "PMU_WAKE_B/EMMC_PWR_EN_N","n/a", "n/a",
220 "SUS_STAT_B", "*SUS_STAT_B", "n/a", "n/a",
221 "SUSPWRDNACK", "*SUSPWRDNACK", "n/a", "n/a",
222};
223
224static const char *const apl_group_southwest_names[] = {
225 "*GPIO_205", "PCIE_WAKE0_N", "n/a",
226 "*GPIO_206", "PCIE_WAKE1_N", "n/a",
227 "*GPIO_207", "PCIE_WAKE2_N", "n/a",
228 "*GPIO_208", "PCIE_WAKE3_N", "n/a",
229 "GPIO_156", "*EMMC_CLK", "n/a",
230 "GPIO_157", "*EMMC_D0", "n/a",
231 "GPIO_158", "*EMMC_D1", "n/a",
232 "GPIO_159", "*EMMC_D2", "n/a",
233 "GPIO_160", "*EMMC_D3", "n/a",
234 "GPIO_161", "*EMMC_D4", "n/a",
235 "GPIO_162", "*EMMC_D5", "n/a",
236 "GPIO_163", "*EMMC_D6", "n/a",
237 "GPIO_164", "*EMMC_D7", "n/a",
238 "GPIO_165", "*EMMC_CMD", "n/a",
239 "*GPIO_166", "GPIO_166", "n/a",
240 "*GPIO_167", "GPIO_167", "n/a",
241 "*GPIO_168", "GPIO_168", "n/a",
242 "*GPIO_169", "GPIO_169", "n/a",
243 "*GPIO_170", "GPIO_170", "n/a",
244 "*GPIO_171", "GPIO_171", "n/a",
245 "*GPIO_172", "SDCARD_CLK", "n/a",
246 "*GPIO_179", "n/a", "n/a",
247 "*GPIO_173", "SDCARD_D0", "n/a",
248 "*GPIO_174", "SDCARD_D1", "n/a",
249 "*GPIO_175", "SDCARD_D2", "n/a",
250 "*GPIO_176", "SDCARD_D3", "n/a",
251 "*GPIO_177", "SDCARD_CD_B", "n/a",
252 "*GPIO_178", "SDCARD_CMD", "n/a",
253 "*GPIO_186", "SDCARD_LVL_WP", "n/a",
254 "GPIO_182", "*EMMC_RCLK", "n/a",
255 "GPIO_183", "GPIO_183", "n/a",
256 "*SMB_ALERTB", "SMB_ALERT_N", "n/a",
257 "*SMB_CLK", "SMB_CLK", "LPSS_I2C7_SCL",
258 "*SMB_DATA", "SMB_DATA", "LPSS_I2C7_SDA",
259 "*LPC_ILB_SERIRQ", "LPC_ILB_SERIRQ", "n/a",
260 "*LPC_CLKOUT0", "LPC_CLKOUT0", "n/a",
261 "*LPC_CLKOUT1", "LPC_CLKOUT1", "n/a",
262 "*LPC_AD0", "LPC_AD0", "n/a",
263 "*LPC_AD1", "LPC_AD1", "n/a",
264 "*LPC_AD2", "LPC_AD2", "n/a",
265 "*LPC_AD3", "LPC_AD3", "n/a",
266 "*LPC_CLKRUNB", "LPC_CLKRUNB", "n/a",
267 "*LPC_FRAMEB", "LPC_FRAMEB", "n/a",
268};
269
270static const struct gpio_group apl_group_north = {
271 .display = "------- GPIO Group North -------",
272 .pad_count = ARRAY_SIZE(apl_group_north_names) / 6,
273 .func_count = 6,
274 .pad_names = apl_group_north_names,
275};
276
277static const struct gpio_group *const apl_community_north_groups[] = {
278 &apl_group_north,
279};
280
281static const struct gpio_community apl_community_north = {
282 .name = "----- GPIO Community North -----",
283 .pcr_port_id = 0xc5,
284 .group_count = ARRAY_SIZE(apl_community_north_groups),
285 .groups = apl_community_north_groups,
286};
287
288static const struct gpio_group apl_group_northwest = {
289 .display = "----- GPIO Group NorthWest -----",
290 .pad_count = ARRAY_SIZE(apl_group_northwest_names) / 4,
291 .func_count = 4,
292 .pad_names = apl_group_northwest_names,
293};
294
295static const struct gpio_group *const apl_community_northwest_groups[] = {
296 &apl_group_northwest,
297};
298
299static const struct gpio_community apl_community_northwest = {
300 .name = "--- GPIO Community NorthWest ---",
301 .pcr_port_id = 0xc4,
302 .group_count = ARRAY_SIZE(apl_community_northwest_groups),
303 .groups = apl_community_northwest_groups,
304};
305
306static const struct gpio_group apl_group_west = {
307 .display = "-------- GPIO Group West -------",
308 .pad_count = ARRAY_SIZE(apl_group_west_names) / 4,
309 .func_count = 4,
310 .pad_names = apl_group_west_names,
311};
312
313static const struct gpio_group *const apl_community_west_groups[] = {
314 &apl_group_west,
315};
316
317static const struct gpio_community apl_community_west = {
318 .name = "------ GPIO Community West -----",
319 .pcr_port_id = 0xc7,
320 .group_count = ARRAY_SIZE(apl_community_west_groups),
321 .groups = apl_community_west_groups,
322};
323
324static const struct gpio_group apl_group_southwest = {
325 .display = "----- GPIO Group SouthWest -----",
326 .pad_count = ARRAY_SIZE(apl_group_southwest_names) / 3,
327 .func_count = 3,
328 .pad_names = apl_group_southwest_names,
329};
330
331static const struct gpio_group *const apl_community_southwest_groups[] = {
332 &apl_group_southwest,
333};
334
335static const struct gpio_community apl_community_southwest = {
336 .name = "--- GPIO Community SouthWest ---",
337 .pcr_port_id = 0xc0,
338 .group_count = ARRAY_SIZE(apl_community_southwest_groups),
339 .groups = apl_community_southwest_groups,
340};
341
342static const struct gpio_community *const apl_communities[] = {
343 &apl_community_north, &apl_community_northwest,
344 &apl_community_west, &apl_community_southwest,
345};
346
347#endif