Gitiles
Code Review Sign In
review.coreboot.org / coreboot / cde4f3b2790d52ef38106c7ba91eea5d53e03a93 / . / src / southbridge / intel / i82801gx / acpi / globalnvs.asl
blob: c14421cb54efdc1daa52b3315cbacb82a0381d8a [file] [log] [blame]
Angel Pons182dbde2020-04-02 23:49:05 +0200[diff] [blame]1/* SPDX-License-Identifier: GPL-2.0-only */
Stefan Reinauer573f7d42009-07-21 21:50:34 +0000[diff] [blame]2
3/* Global Variables */
4
Stefan Reinauer573f7d42009-07-21 21:50:34 +0000[diff] [blame]5Field (GNVS, ByteAcc, NoLock, Preserve)
6{
7 /* Miscellaneous */
Kyösti Mälkkif6f12152020-12-29 09:04:30 +0200[diff] [blame]8 , 16, // 0x00 - Operating System
Stefan Reinauer573f7d42009-07-21 21:50:34 +0000[diff] [blame]9 SMIF, 8, // 0x02 - SMI function
Angel Pons2fd1e472021-09-27 12:19:52 +0200[diff] [blame]10 , 8, // 0x03 - SMI function parameter
11 , 8, // 0x04 - SMI function parameter
Stefan Reinauer573f7d42009-07-21 21:50:34 +0000[diff] [blame]12 SCIF, 8, // 0x05 - SCI function
Angel Pons2fd1e472021-09-27 12:19:52 +0200[diff] [blame]13 , 8, // 0x06 - SCI function parameter
14 , 8, // 0x07 - SCI function parameter
Angel Pons286c7712021-09-27 12:11:14 +0200[diff] [blame]15 , 8, // 0x08 - Global Lock function for EC
Angel Pons2fd1e472021-09-27 12:19:52 +0200[diff] [blame]16 , 8, // 0x09 - Lock function parameter
17 , 8, // 0x0a - Lock function parameter
Stefan Reinauer573f7d42009-07-21 21:50:34 +0000[diff] [blame]18 P80D, 32, // 0x0b - Debug port (IO 0x80) value
19 LIDS, 8, // 0x0f - LID state (open = 1)
Kyösti Mälkkid6ccbb92021-01-15 13:46:11 +0200[diff] [blame]20 , 8, // 0x10 - Power State (AC = 1)
Stefan Reinauer573f7d42009-07-21 21:50:34 +0000[diff] [blame]21 DBGS, 8, // 0x11 - Debug State
22 LINX, 8, // 0x12 - Linux OS
23 DCKN, 8, // 0x13 - PCIe docking state
24 /* Thermal policy */
Stefan Reinauer573f7d42009-07-21 21:50:34 +0000[diff] [blame]25 ACTT, 8, // 0x14 - active trip point
Patrick Rudolph959dfc12017-06-11 17:05:17 +0200[diff] [blame]26 TPSV, 8, // 0x15 - passive trip point
Stefan Reinauer573f7d42009-07-21 21:50:34 +0000[diff] [blame]27 TC1V, 8, // 0x16 - passive trip point TC1
28 TC2V, 8, // 0x17 - passive trip point TC2
29 TSPV, 8, // 0x18 - passive trip point TSP
Patrick Rudolph959dfc12017-06-11 17:05:17 +0200[diff] [blame]30 TCRT, 8, // 0x19 - critical trip point
Stefan Reinauer573f7d42009-07-21 21:50:34 +0000[diff] [blame]31 DTSE, 8, // 0x1a - Digital Thermal Sensor enable
32 DTS1, 8, // 0x1b - DT sensor 1
Patrick Rudolphc6fa1272017-11-13 18:57:54 +0100[diff] [blame]33 FLVL, 8, // 0x1c - current fan level
Stefan Reinauer573f7d42009-07-21 21:50:34 +0000[diff] [blame]34 /* Battery Support */
35 Offset (0x1e),
36 BNUM, 8, // 0x1e - number of batteries
37 B0SC, 8, // 0x1f - BAT0 stored capacity
38 B1SC, 8, // 0x20 - BAT1 stored capacity
39 B2SC, 8, // 0x21 - BAT2 stored capacity
40 B0SS, 8, // 0x22 - BAT0 stored status
41 B1SS, 8, // 0x23 - BAT1 stored status
42 B2SS, 8, // 0x24 - BAT2 stored status
43 /* Processor Identification */
44 Offset (0x28),
Kyösti Mälkki780e02d2020-12-29 05:12:56 +0200[diff] [blame]45 , 8, // 0x28 - Enabled by coreboot
Kyösti Mälkki0b7446a2021-01-27 20:25:51 +0200[diff] [blame]46 , 8, // 0x29 - Multi Processor Enable
Stefan Reinauer573f7d42009-07-21 21:50:34 +0000[diff] [blame]47 PCP0, 8, // 0x2a - PDC CPU/CORE 0
48 PCP1, 8, // 0x2b - PDC CPU/CORE 1
49 PPCM, 8, // 0x2c - Max. PPC state
50 /* Super I/O & CMOS config */
51 Offset (0x32),
Stefan Reinaueraca6ec62009-10-26 17:12:21 +0000[diff] [blame]52 NATP, 8, // 0x32 -
53 CMAP, 8, // 0x33 -
54 CMBP, 8, // 0x34 -
55 LPTP, 8, // 0x35 - LPT Port
56 FDCP, 8, // 0x36 - Floppy Disk Controller
57 RFDV, 8, // 0x37 -
58 HOTK, 8, // 0x38 -
59 RTCF, 8, // 0x39 -
60 UTIL, 8, // 0x3a -
61 ACIN, 8, // 0x3b -
Stefan Reinauer573f7d42009-07-21 21:50:34 +0000[diff] [blame]62 /* Integrated Graphics Device */
Stefan Reinauer573f7d42009-07-21 21:50:34 +0000[diff] [blame]63 IGDS, 8, // 0x3c - IGD state (primary = 1)
64 TLST, 8, // 0x3d - Display Toggle List pointer
65 CADL, 8, // 0x3e - Currently Attached Devices List
66 PADL, 8, // 0x3f - Previously Attached Devices List
Stefan Reinauer573f7d42009-07-21 21:50:34 +0000[diff] [blame]67 /* Backlight Control */
68 Offset (0x64),
69 BLCS, 8, // 0x64 - Backlight control possible?
70 BRTL, 8, // 0x65 - Brightness Level
71 ODDS, 8, // 0x66
72 /* Ambient Light Sensors */
73 Offset (0x6e),
74 ALSE, 8, // 0x6e - ALS enable
75 ALAF, 8, // 0x6f - Ambient light adjustment factor
76 LLOW, 8, // 0x70 - LUX Low
77 LHIH, 8, // 0x71 - LUX High
78 /* EMA */
79 Offset (0x78),
80 EMAE, 8, // 0x78 - EMA enable
81 EMAP, 16, // 0x79 - EMA pointer
82 EMAL, 16, // 0x7b - EMA length
83 /* MEF */
84 Offset (0x82),
85 MEFE, 8, // 0x82 - MEF enable
86 /* TPM support */
87 Offset (0x8c),
88 TPMP, 8, // 0x8c - TPM
89 TPME, 8, // 0x8d - TPM enable
90 /* SATA */
91 Offset (0x96),
92 GTF0, 56, // 0x96 - GTF task file buffer for port 0
93 GTF1, 56, // 0x9d - GTF task file buffer for port 1
94 GTF2, 56, // 0xa4 - GTF task file buffer for port 2
95 IDEM, 8, // 0xab - IDE mode (compatible / enhanced)
96 IDET, 8, // 0xac - IDE
Stefan Reinauer573f7d42009-07-21 21:50:34 +0000[diff] [blame]97 /* Mainboard Specific (TODO move elsewhere) */
98 Offset (0xf0),
99 DOCK, 8, // 0xf0 - Docking Status
Stefan Reinaueraca6ec62009-10-26 17:12:21 +0000[diff] [blame]100 BTEN, 8, // 0xf1 - Bluetooth Enable
Arthur Heymanscde4f3b2022-05-12 23:07:52 +0200[diff] [blame^]101 , 32,
Kyösti Mälkki8fee9952021-01-29 23:14:53 +0200[diff] [blame]102 PM1I, 32, // System Wake Source - PM1 Index
103 GPEI, 32, // GPE Wake Source
Stefan Reinauer573f7d42009-07-21 21:50:34 +0000[diff] [blame]104}