Gitiles
Code Review Sign In
review.coreboot.org / coreboot / cc4dd88d2b21551f842302751255c6704b28bc52 / . / src / soc / qualcomm / sc7180 / Makefile.inc
blob: c8d7f2f78d8e7cd7587af263f84115c921f8acee [file] [log] [blame]
T Michael Turney7783c602019-10-09 07:04:54 -0700[diff] [blame]1
2ifeq ($(CONFIG_SOC_QUALCOMM_SC7180),y)
3
Julius Werner87feced2020-09-29 19:23:36 -0700[diff] [blame]4decompressor-y += decompressor.c
5decompressor-y += mmu.c
Ravi Kumar Bokka1faaa162021-03-31 08:05:24 +0530[diff] [blame]6decompressor-y += ../common/timer.c
7all-y += ../common/timer.c
Taniya Das7a6b2ef2021-05-20 14:18:53 +0530[diff] [blame]8all-y += ../common/gpio.c
Ravi Kumar Bokka42394582021-07-16 16:59:25 +0530[diff] [blame]9all-y += ../common/spi.c
10all-$(CONFIG_SC7180_QSPI) += ../common/qspi.c
Rajesh Patil555c2d62021-06-16 14:13:00 +0530[diff] [blame]11all-y += ../common/qupv3_i2c.c
Ravi Kumar Bokkabd0984d2021-07-17 00:01:19 +0530[diff] [blame]12all-y += ../common/qupv3_spi.c
Ravi Kumar Bokka1faaa162021-03-31 08:05:24 +0530[diff] [blame]13all-y += clock.c
Taniya Dasd37aeb12021-06-23 09:08:57 +0530[diff] [blame]14all-y += ../common/clock.c
Ravi Kumar Bokka1faaa162021-03-31 08:05:24 +0530[diff] [blame]15all-y += qcom_qup_se.c
Ravi Kumar Bokka34960d42021-07-27 21:02:54 +0530[diff] [blame]16all-y += ../common/qupv3_config.c
17all-y += ../common/qup_se_handler.c
Julius Werner87feced2020-09-29 19:23:36 -0700[diff] [blame]18
T Michael Turney7783c602019-10-09 07:04:54 -0700[diff] [blame]19################################################################################
20bootblock-y += bootblock.c
21bootblock-y += mmu.c
Ravi Kumar Bokkab01b4762020-11-06 11:28:01 +0530[diff] [blame]22bootblock-$(CONFIG_DRIVERS_UART) += ../common/uart_bitbang.c
T Michael Turney7783c602019-10-09 07:04:54 -0700[diff] [blame]23################################################################################
Rajesh Patilc2800a52021-06-18 09:17:34 +0530[diff] [blame]24verstage-$(CONFIG_DRIVERS_UART) += ../common/qupv3_uart.c
T Michael Turney7783c602019-10-09 07:04:54 -0700[diff] [blame]25
26################################################################################
27romstage-y += cbmem.c
Ravi Kumar Bokka6fde4c52020-08-25 15:47:59 +0530[diff] [blame]28romstage-y += watchdog.c
T Michael Turney7783c602019-10-09 07:04:54 -0700[diff] [blame]29romstage-y += ../common/qclib.c
Sudheer Kumar Amrabadicc4dd882022-05-09 18:20:19 +0530[diff] [blame^]30romstage-y += qclib.c
T Michael Turney7783c602019-10-09 07:04:54 -0700[diff] [blame]31romstage-y += ../common/mmu.c
32romstage-y += mmu.c
Sandeep Maheswaram6c2b8602021-07-05 11:11:48 +0530[diff] [blame]33romstage-y += ../common/usb/usb.c
mkurumela9d225b2020-09-14 23:28:53 +0530[diff] [blame]34romstage-y += carve_out.c
Rajesh Patilc2800a52021-06-18 09:17:34 +0530[diff] [blame]35romstage-$(CONFIG_DRIVERS_UART) += ../common/qupv3_uart.c
T Michael Turney7783c602019-10-09 07:04:54 -0700[diff] [blame]36
37################################################################################
38ramstage-y += soc.c
mkurumela9d225b2020-09-14 23:28:53 +0530[diff] [blame]39ramstage-y += carve_out.c
Ravi Kumar Bokka64f7eaa2021-10-15 23:02:41 +0530[diff] [blame]40ramstage-y += ../common/aop_load_reset.c
Rajesh Patilc2800a52021-06-18 09:17:34 +0530[diff] [blame]41ramstage-$(CONFIG_DRIVERS_UART) += ../common/qupv3_uart.c
Sandeep Maheswaram6c2b8602021-07-05 11:11:48 +0530[diff] [blame]42ramstage-y += ../common/usb/usb.c
43ramstage-y += ../common/usb/qusb_phy.c
44ramstage-y += ../common/usb/qmpv3_usb_phy.c
Vinod Polimera4cdd0972020-03-03 11:22:56 +0530[diff] [blame]45ramstage-$(CONFIG_MAINBOARD_DO_NATIVE_VGA_INIT) += display/dsi_phy_pll.c
46ramstage-$(CONFIG_MAINBOARD_DO_NATIVE_VGA_INIT) += display/dsi_phy.c
Vinod Polimerac6880b32020-03-03 11:26:36 +0530[diff] [blame]47ramstage-$(CONFIG_MAINBOARD_DO_NATIVE_VGA_INIT) += display/dsi.c
Vinod Polimera3b4c45e2020-03-03 12:13:26 +0530[diff] [blame]48ramstage-$(CONFIG_MAINBOARD_DO_NATIVE_VGA_INIT) += display/mdss.c
T Michael Turney7783c602019-10-09 07:04:54 -0700[diff] [blame]49
50################################################################################
51
52CPPFLAGS_common += -Isrc/soc/qualcomm/sc7180/include
53CPPFLAGS_common += -Isrc/soc/qualcomm/common/include
54
ashkb05e5402019-07-30 14:22:04 +0530[diff] [blame]55BL31_MAKEARGS += PLAT=sc7180
56
57SC7180_BLOB := $(top)/3rdparty/qc_blobs/sc7180
58
T Michael Turney0b493bb2019-09-20 11:27:08 -0700[diff] [blame]59ifeq ($(CONFIG_QC_SDI_ENABLE),y)
60BL31_MAKEARGS += QTI_SDI_BUILD=1
61BL31_MAKEARGS += QTISECLIB_PATH=$(SC7180_BLOB)/qtiseclib/libqtisec_dbg.a
62else
63BL31_MAKEARGS += QTISECLIB_PATH=$(SC7180_BLOB)/qtiseclib/libqtisec.a
64endif # CONFIG_QC_SDI_ENABLE
65
T Michael Turney7783c602019-10-09 07:04:54 -0700[diff] [blame]66################################################################################
ashkb05e5402019-07-30 14:22:04 +0530[diff] [blame]67ifeq ($(CONFIG_QC_SDI_ENABLE),y)
68QCSDI_FILE := $(SC7180_BLOB)/boot/QcSdi.elf
69QCSDI_CBFS := $(CONFIG_CBFS_PREFIX)/qcsdi
70$(QCSDI_CBFS)-file := $(QCSDI_FILE)
71$(QCSDI_CBFS)-type := stage
72$(QCSDI_CBFS)-compression := $(CBFS_COMPRESS_FLAG)
73cbfs-files-y += $(QCSDI_CBFS)
74endif
75
76################################################################################
77QCLIB_FILE := $(SC7180_BLOB)/boot/QcLib.elf
78QCLIB_CBFS := $(CONFIG_CBFS_PREFIX)/qclib
79$(QCLIB_CBFS)-file := $(QCLIB_FILE)
80$(QCLIB_CBFS)-type := stage
81$(QCLIB_CBFS)-compression := $(CBFS_PRERAM_COMPRESS_FLAG)
82cbfs-files-y += $(QCLIB_CBFS)
83
84################################################################################
85PMIC_FILE := $(SC7180_BLOB)/boot/Pmic.bin
86PMIC_CBFS := $(CONFIG_CBFS_PREFIX)/pmiccfg
87$(PMIC_CBFS)-file := $(PMIC_FILE)
88$(PMIC_CBFS)-type := raw
89$(PMIC_CBFS)-compression := $(CBFS_COMPRESS_FLAG)
90cbfs-files-y += $(PMIC_CBFS)
91
92################################################################################
93DCB_FILE := $(SC7180_BLOB)/boot/dcb.bin
94DCB_CBFS := $(CONFIG_CBFS_PREFIX)/dcb
95$(DCB_CBFS)-file := $(DCB_FILE)
96$(DCB_CBFS)-type := raw
97$(DCB_CBFS)-compression := $(CBFS_COMPRESS_FLAG)
98cbfs-files-y += $(DCB_CBFS)
99
100################################################################################
Sudheer Kumar Amrabadicc4dd882022-05-09 18:20:19 +0530[diff] [blame^]101DCB_LONGSYS1P8_FILE := $(SC7180_BLOB)/boot/dcb_slow.bin
102DCB_LONGSYS1P8_CBFS := $(CONFIG_CBFS_PREFIX)/dcb_longsys1p8
103$(DCB_LONGSYS1P8_CBFS)-file := $(DCB_LONGSYS1P8_FILE)
104$(DCB_LONGSYS1P8_CBFS)-type := raw
105$(DCB_LONGSYS1P8_CBFS)-compression := $(CBFS_COMPRESS_FLAG)
106cbfs-files-y += $(DCB_LONGSYS1P8_CBFS)
107
108################################################################################
ashkb05e5402019-07-30 14:22:04 +0530[diff] [blame]109AOP_FILE := $(SC7180_BLOB)/aop/aop.mbn
110AOP_CBFS := $(CONFIG_CBFS_PREFIX)/aop
111$(AOP_CBFS)-file := $(AOP_FILE)
112$(AOP_CBFS)-type := payload
113$(AOP_CBFS)-compression := $(CBFS_COMPRESS_FLAG)
114cbfs-files-y += $(AOP_CBFS)
115
116################################################################################
117UART_FW_FILE := $(SC7180_BLOB)/qup_fw/uart_fw.bin
118UART_FW_CBFS := $(CONFIG_CBFS_PREFIX)/uart_fw
119$(UART_FW_CBFS)-file := $(UART_FW_FILE)
120$(UART_FW_CBFS)-type := raw
121$(UART_FW_CBFS)-compression := none
122cbfs-files-y += $(UART_FW_CBFS)
123
124################################################################################
125SPI_FW_FILE := $(SC7180_BLOB)/qup_fw/spi_fw.bin
126SPI_FW_CBFS := $(CONFIG_CBFS_PREFIX)/spi_fw
127$(SPI_FW_CBFS)-file := $(SPI_FW_FILE)
128$(SPI_FW_CBFS)-type := raw
129$(SPI_FW_CBFS)-compression := none
130cbfs-files-y += $(SPI_FW_CBFS)
131
132################################################################################
133I2C_FW_FILE := $(SC7180_BLOB)/qup_fw/i2c_fw.bin
134I2C_FW_CBFS := $(CONFIG_CBFS_PREFIX)/i2c_fw
135$(I2C_FW_CBFS)-file := $(I2C_FW_FILE)
136$(I2C_FW_CBFS)-type := raw
137$(I2C_FW_CBFS)-compression := none
138cbfs-files-y += $(I2C_FW_CBFS)
139
140################################################################################
141QC_SEC_FILE := $(SC7180_BLOB)/qc_sec/qc_sec.mbn
142$(objcbfs)/bootblock.bin: $(objcbfs)/bootblock.raw.elf
143 @util/qualcomm/createxbl.py --mbn_version 6 -f $(objcbfs)/bootblock.raw.elf \
144 -x $(QC_SEC_FILE) -o $(objcbfs)/merged_bb_qcsec.mbn \
145 -a 64 -d 64 -c 64
146 @printf "\nqgpt.py 4K sector size\n"
147 @util/qualcomm/qgpt.py $(objcbfs)/merged_bb_qcsec.mbn \
148 $(objcbfs)/bootblock.bin
T Michael Turney7783c602019-10-09 07:04:54 -0700[diff] [blame]149
150endif