Gitiles
Code Review
Sign In
review.coreboot.org
/
coreboot
/
c07f8fbe6fd13e4245da71574b52b47e9733db84
/
.
/
src
/
security
/
tpm
/
tss
/
vendor
/
cr50
/
Makefile.inc
blob: 8bacafd023603e66c16ac67dde594617b453acfc [
file
] [
log
] [
blame
]
Philipp Deppenwiese
c07f8fb
2018-02-27 19:40:52 +0100
[
diff
] [
blame^
]
1
ramstage
-
y
+=
cr50
.
c
2
romstage
-
y
+=
cr50
.
c
3
postcar
-
y
+=
cr50
.
c
4
5
verstage
-
$
(
CONFIG_VBOOT
)
+=
cr50
.
c