blob: 08552c534c59839bc208907581b73b4c94853471 [file] [log] [blame]
Martin Rothd75800c2014-05-12 21:56:27 -06001/*
2 * This file is part of the coreboot project.
3 *
4 * Copyright (C) 2013 Google Inc.
5 *
6 * This program is free software; you can redistribute it and/or modify
7 * it under the terms of the GNU General Public License as published by
8 * the Free Software Foundation; version 2 of the License.
9 *
10 * This program is distributed in the hope that it will be useful,
11 * but WITHOUT ANY WARRANTY; without even the implied warranty of
12 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
13 * GNU General Public License for more details.
14 *
15 * You should have received a copy of the GNU General Public License
16 * along with this program; if not, write to the Free Software
17 * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
18 */
19
Martin Rothbfca9842014-08-09 16:26:17 -060020#ifndef IRQROUTE_H
21#define IRQROUTE_H
22
Martin Rothd75800c2014-05-12 21:56:27 -060023#include <soc/intel/fsp_baytrail/baytrail/irq.h>
24#include <soc/intel/fsp_baytrail/baytrail/pci_devs.h>
25
26/*
27 *IR02h GFX INT(A) - PIRQ A
28 *IR10h EMMC INT(ABCD) - PIRQ DEFG
29 *IR11h SDIO INT(A) - PIRQ B
30 *IR12h SD INT(A) - PIRQ C
31 *IR13h SATA INT(A) - PIRQ D
32 *IR14h XHCI INT(A) - PIRQ E
33 *IR15h LP Audio INT(A) - PIRQ F
34 *IR17h MMC INT(A) - PIRQ F
35 *IR18h SIO INT(ABCD) - PIRQ BADC
36 *IR1Ah TXE INT(A) - PIRQ F
37 *IR1Bh HD Audio INT(A) - PIRQ G
38 *IR1Ch PCIe INT(ABCD) - PIRQ EFGH
39 *IR1Dh EHCI INT(A) - PIRQ D
40 *IR1Eh SIO INT(ABCD) - PIRQ BDEF
41 *IR1Fh LPC INT(ABCD) - PIRQ HGBC
42 */
43#define PCI_DEV_PIRQ_ROUTES \
44 PCI_DEV_PIRQ_ROUTE(GFX_DEV, A, A, A, A), \
45 PCI_DEV_PIRQ_ROUTE(EMMC_DEV, D, E, F, G), \
46 PCI_DEV_PIRQ_ROUTE(SDIO_DEV, B, A, A, A), \
47 PCI_DEV_PIRQ_ROUTE(SD_DEV, C, A, A, A), \
48 PCI_DEV_PIRQ_ROUTE(SATA_DEV, D, A, A, A), \
49 PCI_DEV_PIRQ_ROUTE(XHCI_DEV, E, A, A, A), \
50 PCI_DEV_PIRQ_ROUTE(LPE_DEV, F, A, A, A), \
51 PCI_DEV_PIRQ_ROUTE(MMC45_DEV, F, A, A, A), \
52 PCI_DEV_PIRQ_ROUTE(SIO1_DEV, B, A, D, C), \
53 PCI_DEV_PIRQ_ROUTE(TXE_DEV, F, A, A, A), \
54 PCI_DEV_PIRQ_ROUTE(HDA_DEV, G, A, A, A), \
55 PCI_DEV_PIRQ_ROUTE(PCIE_DEV, E, F, G, H), \
56 PCI_DEV_PIRQ_ROUTE(EHCI_DEV, D, A, A, A), \
57 PCI_DEV_PIRQ_ROUTE(SIO2_DEV, B, D, E, F), \
58 PCI_DEV_PIRQ_ROUTE(PCU_DEV, H, G, B, C)
59
60/*
61 * Route each PIRQ[A-H] to a PIC IRQ[0-15]
62 * Reserved: 0, 1, 2, 8, 13
63 * PS2 keyboard: 12
64 * ACPI/SCI: 9
65 * Floppy: 6
66 */
67#define PIRQ_PIC_ROUTES \
68 PIRQ_PIC(A, 4), \
69 PIRQ_PIC(B, 5), \
70 PIRQ_PIC(C, 7), \
71 PIRQ_PIC(D, 10), \
72 PIRQ_PIC(E, 11), \
73 PIRQ_PIC(F, 12), \
74 PIRQ_PIC(G, 14), \
75 PIRQ_PIC(H, 15)
Martin Rothbfca9842014-08-09 16:26:17 -060076
77#endif /* IRQROUTE_H */