blob: 541fb54535ecb30faa0abdac00578617d7413bf3 [file] [log] [blame]
Felix Held3f3eca92020-01-23 17:12:32 +01001/* SPDX-License-Identifier: GPL-2.0-or-later */
Yinghai Lubc7ceb12007-02-03 15:28:20 +00002
Edward O'Callaghan9e308b92014-04-27 23:28:31 +10003#ifndef SUPERIO_WINBOND_W83627EHG_H
4#define SUPERIO_WINBOND_W83627EHG_H
Stefan Reinauerbb33fbe2010-05-18 16:24:07 +00005
Elyes HAOUASe8fcf1b2020-03-30 16:47:28 +02006#define W83627EHG_FDC 0 /* Floppy */
7#define W83627EHG_PP 1 /* Parallel port */
8#define W83627EHG_SP1 2 /* Com1 */
9#define W83627EHG_SP2 3 /* Com2 */
10#define W83627EHG_KBC 5 /* PS/2 keyboard & mouse */
11#define W83627EHG_WDTO_PLED 8 /* Watchdog timer timeout, power LED */
12#define W83627EHG_ACPI 10 /* ACPI */
13#define W83627EHG_HWM 11 /* Hardware monitor */
Yinghai Lubc7ceb12007-02-03 15:28:20 +000014
Uwe Hermann3a4ed152010-12-05 22:36:14 +000015/* The following are handled using "virtual LDNs" (hence the _V suffix). */
Elyes HAOUASe8fcf1b2020-03-30 16:47:28 +020016#define W83627EHG_SFI_V 6 /* Serial flash interface (SFI) */
17#define W83627EHG_GPIO_GAME_MIDI_V 7 /* GPIO1, GPIO6, game port, MIDI */
18#define W83627EHG_GPIO_SUSLED_V 9 /* GPIO2, GPIO3, GPIO4, GPIO5, SUSLED */
Uwe Hermann3a4ed152010-12-05 22:36:14 +000019
Uwe Hermann340fa932010-11-10 14:53:36 +000020/*
21 * Virtual devices sharing the enables are encoded as follows:
Zheng Bao9db833b2009-12-28 09:59:44 +000022 * VLDN = baseLDN[7:0] | [10:8] bitpos of enable in 0x30 of baseLDN
23 */
Rudolf Marek8dcab782008-02-18 20:37:49 +000024
Uwe Hermann3a4ed152010-12-05 22:36:14 +000025/* SFI has bit 1 as enable (instead of bit 0 as usual). */
26#define W83627EHG_SFI ((1 << 8) | W83627EHG_SFI_V)
Rudolf Marek8dcab782008-02-18 20:37:49 +000027
Uwe Hermann3a4ed152010-12-05 22:36:14 +000028#define W83627EHG_GPIO1 ((0 << 8) | W83627EHG_GPIO_GAME_MIDI_V)
29#define W83627EHG_GAME ((1 << 8) | W83627EHG_GPIO_GAME_MIDI_V)
30#define W83627EHG_MIDI ((2 << 8) | W83627EHG_GPIO_GAME_MIDI_V)
31#define W83627EHG_GPIO6 ((3 << 8) | W83627EHG_GPIO_GAME_MIDI_V)
32
33#define W83627EHG_GPIO2 ((0 << 8) | W83627EHG_GPIO_SUSLED_V)
34#define W83627EHG_GPIO3 ((1 << 8) | W83627EHG_GPIO_SUSLED_V)
35#define W83627EHG_GPIO4 ((2 << 8) | W83627EHG_GPIO_SUSLED_V)
36#define W83627EHG_GPIO5 ((3 << 8) | W83627EHG_GPIO_SUSLED_V)
Stefan Reinauer80d98042010-04-30 20:44:30 +000037
Edward O'Callaghan9e308b92014-04-27 23:28:31 +100038#endif /* SUPERIO_WINBOND_W83627EHG_H */