blob: 818a35e6ada4db1787e9d74f97e31788b3e55e61 [file] [log] [blame]
Angel Pons0612b272020-04-05 15:46:56 +02001/* SPDX-License-Identifier: GPL-2.0-only */
Barnali Sarkare13b7752017-02-21 16:24:49 +05302
3#include <smbios.h>
4#include "smbios.h"
5#include <string.h>
Elyes HAOUASf97c1c92019-12-03 18:22:06 +01006#include <commonlib/helpers.h>
Duncan Laurie1a86cda2019-06-10 14:00:56 -07007#include <device/dram/ddr3.h>
Subrata Banik3afa4672021-10-27 20:53:49 +05308#include <dimm_info_util.h>
9
10#define EXTENSION_BUS_WIDTH_8BITS 8
Barnali Sarkare13b7752017-02-21 16:24:49 +053011
12/* Fill the SMBIOS memory information from FSP MEM_INFO_DATA_HOB in CBMEM.*/
13void dimm_info_fill(struct dimm_info *dimm, u32 dimm_capacity, u8 ddr_type,
Francois Toguo993f68a2019-02-04 17:05:51 -080014 u32 frequency, u8 rank_per_dimm, u8 channel_id, u8 dimm_id,
Barnali Sarkar6497cd92017-03-07 17:11:03 +053015 const char *module_part_num, size_t module_part_number_size,
Christian Walterf9723222019-05-28 10:37:24 +020016 const u8 *module_serial_num, u16 data_width, u32 vdd_voltage,
Eric Laib15946d2023-06-13 10:21:58 +080017 bool ecc_support, u16 mod_id, u8 mod_type, u8 ctrlr_id,
18 u32 max_frequency)
Barnali Sarkare13b7752017-02-21 16:24:49 +053019{
Duncan Laurie1a86cda2019-06-10 14:00:56 -070020 dimm->mod_id = mod_id;
Subrata Banik6de8b422021-10-26 20:46:21 +053021 dimm->mod_type = mod_type;
Barnali Sarkare13b7752017-02-21 16:24:49 +053022 dimm->dimm_size = dimm_capacity;
23 dimm->ddr_type = ddr_type;
Eric Laib15946d2023-06-13 10:21:58 +080024 /* keep ddr_frequency for backward compatible */
Barnali Sarkare13b7752017-02-21 16:24:49 +053025 dimm->ddr_frequency = frequency;
Eric Laib15946d2023-06-13 10:21:58 +080026 dimm->configured_speed_mts = frequency;
27 dimm->max_speed_mts = max_frequency;
Francois Toguo993f68a2019-02-04 17:05:51 -080028 dimm->rank_per_dimm = rank_per_dimm;
Barnali Sarkare13b7752017-02-21 16:24:49 +053029 dimm->channel_num = channel_id;
30 dimm->dimm_num = dimm_id;
David Milosevic6be82a42022-10-18 19:17:19 +020031 dimm->ctrlr_num = ctrlr_id;
32
Christian Walterf9723222019-05-28 10:37:24 +020033 if (vdd_voltage > 0xFFFF) {
34 dimm->vdd_voltage = 0xFFFF;
35 } else {
36 dimm->vdd_voltage = vdd_voltage;
37 }
38
Barnali Sarkare13b7752017-02-21 16:24:49 +053039 strncpy((char *)dimm->module_part_number,
40 module_part_num,
Elyes HAOUASf97c1c92019-12-03 18:22:06 +010041 MIN(sizeof(dimm->module_part_number),
Barnali Sarkar6497cd92017-03-07 17:11:03 +053042 module_part_number_size));
Duncan Laurie46340d02019-05-17 14:57:31 -060043 if (module_serial_num)
44 memcpy(dimm->serial, module_serial_num,
45 DIMM_INFO_SERIAL_SIZE);
Subrata Banik3afa4672021-10-27 20:53:49 +053046
47 uint16_t total_width = data_width;
Christian Walterf9723222019-05-28 10:37:24 +020048
49 if (ecc_support)
Subrata Banik3afa4672021-10-27 20:53:49 +053050 total_width += EXTENSION_BUS_WIDTH_8BITS;
51
Subrata Banik3306f372021-10-26 13:19:20 +053052 dimm->bus_width = smbios_bus_width_to_spd_width(ddr_type, total_width, data_width);
Barnali Sarkare13b7752017-02-21 16:24:49 +053053}