blob: f6d3689231c80db6265d72f33c56f7f3a9bd54c6 [file] [log] [blame]
zbao246e84b2012-07-13 18:47:03 +08001/*
2 * This file is part of the coreboot project.
3 *
4 * Copyright (C) 2010 Advanced Micro Devices, Inc.
5 *
6 * This program is free software; you can redistribute it and/or modify
7 * it under the terms of the GNU General Public License as published by
8 * the Free Software Foundation; version 2 of the License.
9 *
10 * This program is distributed in the hope that it will be useful,
11 * but WITHOUT ANY WARRANTY; without even the implied warranty of
12 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
13 * GNU General Public License for more details.
zbao246e84b2012-07-13 18:47:03 +080014 */
15
zbao246e84b2012-07-13 18:47:03 +080016#include <device/device.h>
zbao246e84b2012-07-13 18:47:03 +080017#include <device/pci.h>
18#include <device/pci_ids.h>
19#include <device/pci_ops.h>
zbao246e84b2012-07-13 18:47:03 +080020
Elyes HAOUASbf0970e2019-03-21 11:10:03 +010021#include "hudson.h"
zbao246e84b2012-07-13 18:47:03 +080022
23static void sata_init(struct device *dev)
24{
Julius Wernercd49cce2019-03-05 16:53:33 -080025#if CONFIG(SOUTHBRIDGE_AMD_AGESA_YANGTZE)
Bruce Griffith37a1d6c2013-07-23 11:50:12 -060026 /**************************************
27 * Configure the SATA port multiplier *
28 **************************************/
29 #define BYTE_TO_DWORD_OFFSET(x) (x/4)
30 #define AHCI_BASE_ADDRESS_REG 0x24
31 #define MISC_CONTROL_REG 0x40
32 #define UNLOCK_BIT (1<<0)
33 #define SATA_CAPABILITIES_REG 0xFC
34 #define CFG_CAP_SPM (1<<12)
35
36 volatile u32 *ahci_ptr =
Stefan Reinauer772029f2015-07-30 16:23:50 -070037 (u32*)(uintptr_t)(pci_read_config32(dev, AHCI_BASE_ADDRESS_REG) & 0xFFFFFF00);
Bruce Griffith37a1d6c2013-07-23 11:50:12 -060038 u32 temp;
39
40 /* unlock the write-protect */
41 temp = pci_read_config32(dev, MISC_CONTROL_REG);
42 temp |= UNLOCK_BIT;
43 pci_write_config32(dev, MISC_CONTROL_REG, temp);
44
45 /* set the SATA AHCI mode to allow port expanders */
46 *(ahci_ptr + BYTE_TO_DWORD_OFFSET(SATA_CAPABILITIES_REG)) |= CFG_CAP_SPM;
47
48 /* lock the write-protect */
49 temp = pci_read_config32(dev, MISC_CONTROL_REG);
50 temp &= ~UNLOCK_BIT;
51 pci_write_config32(dev, MISC_CONTROL_REG, temp);
52#endif
53};
zbao246e84b2012-07-13 18:47:03 +080054
55static struct pci_operations lops_pci = {
56 /* .set_subsystem = pci_dev_set_subsystem, */
57};
58
59static struct device_operations sata_ops = {
60 .read_resources = pci_dev_read_resources,
61 .set_resources = pci_dev_set_resources,
62 .enable_resources = pci_dev_enable_resources,
63 .init = sata_init,
64 .scan_bus = 0,
65 .ops_pci = &lops_pci,
66};
67
68static const struct pci_driver sata0_driver __pci_driver = {
69 .ops = &sata_ops,
70 .vendor = PCI_VENDOR_ID_AMD,
Kyösti Mälkki9d9a5522016-11-19 22:14:59 +020071 .device = PCI_DEVICE_ID_AMD_SB900_SATA,
zbao246e84b2012-07-13 18:47:03 +080072};
Siyuan Wang91571452013-07-09 17:32:42 +080073
74static const struct pci_driver sata0_driver_ahci __pci_driver = {
75 .ops = &sata_ops,
76 .vendor = PCI_VENDOR_ID_AMD,
Kyösti Mälkki9d9a5522016-11-19 22:14:59 +020077 .device = PCI_DEVICE_ID_AMD_SB900_SATA_AHCI,
Siyuan Wang91571452013-07-09 17:32:42 +080078};