blob: 4aa496131c848dbcd41da4881dcb3c39e6b80546 [file] [log] [blame]
Elyes HAOUASf7b2fe62020-05-07 12:38:15 +02001# SPDX-License-Identifier: GPL-2.0-only
Jonathan Neuschäfer55b46452018-04-19 16:23:54 +02002
3config SOC_SIFIVE_FU540
4 bool
Ronald G. Minnich05358042018-12-19 17:52:43 -08005 select ARCH_RISCV_RV64
6 select ARCH_RISCV_S
7 select ARCH_RISCV_U
8 select ARCH_RISCV_PMP
Jonathan Neuschäfer55b46452018-04-19 16:23:54 +02009 select ARCH_BOOTBLOCK_RISCV
10 select ARCH_VERSTAGE_RISCV
11 select ARCH_ROMSTAGE_RISCV
12 select ARCH_RAMSTAGE_RISCV
Jonathan Neuschäfer55b46452018-04-19 16:23:54 +020013 select DRIVERS_UART_SIFIVE
Philipp Hug199b75f2018-09-13 18:11:56 +020014 select RISCV_USE_ARCH_TIMER
Philipp Hug75244002018-07-07 21:34:31 +020015 select UART_OVERRIDE_REFCLK
Patrick Rudolphd434e8b2019-07-07 13:15:30 +020016 select RISCV_HAS_OPENSBI
Philipp Hug199b75f2018-09-13 18:11:56 +020017
Jonathan Neuschäfer55b46452018-04-19 16:23:54 +020018if SOC_SIFIVE_FU540
19
Furquan Shaikh46514c22020-06-11 11:59:07 -070020config MEMLAYOUT_LD_FILE
21 string
22 default "src/soc/sifive/fu540/memlayout.ld"
23
Xiang Wang5fed6932018-07-12 14:56:05 +080024config RISCV_ARCH
25 string
26 default "rv64imac"
27
28config RISCV_ABI
29 string
30 default "lp64"
31
32config RISCV_CODEMODEL
33 string
34 default "medany"
35
Philipp Hug968a23d2018-12-01 18:17:18 +010036config MAX_CPUS
Xiang Wang7c9540e2018-10-11 17:30:37 +080037 int
38 default 5
39
40config RISCV_WORKING_HARTID
41 int
42 default 0
43
Patrick Rudolphd434e8b2019-07-07 13:15:30 +020044config OPENSBI_PLATFORM
45 string
46 default "sifive/fu540"
47
48config OPENSBI_TEXT_START
49 hex
50 default 0x80000000
Jonathan Neuschäfer55b46452018-04-19 16:23:54 +020051endif