blob: 46e32687e8d8562cada0fc249b7c5c43a904f07a [file] [log] [blame]
Mats Erik Andersson13be8482008-10-27 13:44:07 +00001/*
2 * This file is part of the coreboot project.
3 *
4 * Copyright (C) 2008 Mats Erik Andersson <mats.andersson@gisladisker.org>
5 *
6 * This program is free software; you can redistribute it and/or modify
7 * it under the terms of the GNU General Public License as published by
8 * the Free Software Foundation; either version 2 of the License, or
9 * (at your option) any later version.
10 *
11 * This program is distributed in the hope that it will be useful,
12 * but WITHOUT ANY WARRANTY; without even the implied warranty of
13 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
14 * GNU General Public License for more details.
Mats Erik Andersson13be8482008-10-27 13:44:07 +000015 */
16
17#include <arch/pirq_routing.h>
18
Stefan Reinauera47bd912012-11-15 15:15:15 -080019static const struct irq_routing_table intel_irq_routing_table = {
Mats Erik Andersson13be8482008-10-27 13:44:07 +000020 PIRQ_SIGNATURE,
21 PIRQ_VERSION,
Stefan Reinauer08670622009-06-30 15:17:49 +000022 32 + 16 * CONFIG_IRQ_SLOT_COUNT,/* Max. number of devices on the bus */
Mats Erik Andersson13be8482008-10-27 13:44:07 +000023 0x00, /* Interrupt router bus */
24 (0x07 << 3) | 0x0, /* Interrupt router device */
25 0x1c00, /* IRQs devoted exclusively to PCI usage */
26 0x8086, /* Vendor */
27 0x7000, /* Device */
Uwe Hermann8fa90ec2010-09-21 21:16:27 +000028 0, /* Miniport data */
Mats Erik Andersson13be8482008-10-27 13:44:07 +000029 { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 }, /* u8 rfu[11] */
30 0x20, /* Checksum */
31 {
Elyes HAOUASa5aad2e2016-09-19 09:47:16 -060032 /* bus, dev|fn, {link, bitmap}, {link, bitmap}, {link, bitmap}, {link, bitmap}, slot, rfu */
33 {0x00,(0x0e << 3)|0x0, {{0x60, 0xdeb8}, {0x61, 0xdeb8}, {0x62, 0xdeb8}, {0x63, 0x0deb8}}, 0x1, 0x0},
34 {0x00,(0x10 << 3)|0x0, {{0x61, 0xdeb8}, {0x62, 0xdeb8}, {0x63, 0xdeb8}, {0x60, 0x0deb8}}, 0x2, 0x0},
35 {0x00,(0x12 << 3)|0x0, {{0x62, 0xdeb8}, {0x63, 0xdeb8}, {0x60, 0xdeb8}, {0x61, 0x0deb8}}, 0x3, 0x0},
36 {0x00,(0x14 << 3)|0x0, {{0x63, 0xdeb8}, {0x60, 0xdeb8}, {0x61, 0xdeb8}, {0x62, 0x0deb8}}, 0x4, 0x0},
37 {0x00,(0x00 << 3)|0x0, {{0x00, 0xdeb8}, {0x00, 0xdeb8}, {0x00, 0xdeb8}, {0x00, 0x0deb8}}, 0x0, 0x0}, /* North bridge */
38 {0x00,(0x07 << 3)|0x1, {{0x00, 0xdeb8}, {0x00, 0xdeb8}, {0x00, 0xdeb8}, {0x00, 0x0deb8}}, 0x0, 0x0}, /* IDE */
39 {0x00,(0x07 << 3)|0x2, {{0x00, 0xdeb8}, {0x00, 0xdeb8}, {0x00, 0xdeb8}, {0x63, 0x0deb8}}, 0x0, 0x0}, /* UHCI */
40 {0x00,(0x01 << 3)|0x0, {{0x60, 0xdeb8}, {0x61, 0xdeb8}, {0x62, 0xdeb8}, {0x63, 0x0deb8}}, 0x0, 0x0}, /* AGP bridge */
Mats Erik Andersson13be8482008-10-27 13:44:07 +000041 }
42};
43
44unsigned long write_pirq_routing_table(unsigned long addr)
45{
Stefan Reinauera47bd912012-11-15 15:15:15 -080046 return copy_pirq_routing_table(addr, &intel_irq_routing_table);
Mats Erik Andersson13be8482008-10-27 13:44:07 +000047}