blob: 3ad83f7a656fa04883a33e37c76fcfe04be6e080 [file] [log] [blame]
Rex-BC Chen73e6b8e2021-11-02 10:31:53 +08001/* SPDX-License-Identifier: GPL-2.0-only */
2
3#include <device/device.h>
Runyang Chena0583a42021-12-19 21:15:03 +08004#include <soc/devapc.h>
Rex-BC Chen73e6b8e2021-11-02 10:31:53 +08005#include <soc/emi.h>
Rex-BC Chenf8eed652021-11-11 15:50:42 +08006#include <soc/mmu_operations.h>
Rex-BC Chend8e8c872021-11-08 14:28:54 +08007#include <soc/sspm.h>
Rex-BC Chen73e6b8e2021-11-02 10:31:53 +08008#include <symbols.h>
9
10static void soc_read_resources(struct device *dev)
11{
12 ram_resource(dev, 0, (uintptr_t)_dram / KiB, sdram_size() / KiB);
13}
14
15static void soc_init(struct device *dev)
16{
Rex-BC Chenf8eed652021-11-11 15:50:42 +080017 mtk_mmu_disable_l2c_sram();
Rex-BC Chend8e8c872021-11-08 14:28:54 +080018 sspm_init();
Runyang Chena0583a42021-12-19 21:15:03 +080019 dapc_init();
Rex-BC Chen73e6b8e2021-11-02 10:31:53 +080020}
21
22static struct device_operations soc_ops = {
23 .read_resources = soc_read_resources,
24 .init = soc_init,
25};
26
27static void enable_soc_dev(struct device *dev)
28{
29 dev->ops = &soc_ops;
30}
31
32struct chip_operations soc_mediatek_mt8186_ops = {
33 CHIP_NAME("SOC Mediatek MT8186")
34 .enable_dev = enable_soc_dev,
35};