zbao | 7d94cf9 | 2012-07-02 14:19:14 +0800 | [diff] [blame] | 1 | /* $NoKeywords:$ */ |
| 2 | /** |
| 3 | * @file |
| 4 | * |
| 5 | * mptn3.c |
| 6 | * |
| 7 | * Platform specific settings for TN |
| 8 | * |
| 9 | * @xrefitem bom "File Content Label" "Release Content" |
| 10 | * @e project: AGESA |
| 11 | * @e sub-project: (Mem/Ps/TN) |
| 12 | * @e \$Revision: 63425 $ @e \$Date: 2011-12-22 11:24:10 -0600 (Thu, 22 Dec 2011) $ |
| 13 | * |
| 14 | **/ |
| 15 | /***************************************************************************** |
| 16 | * |
Siyuan Wang | 641f00c | 2013-06-08 11:50:55 +0800 | [diff] [blame] | 17 | * Copyright (c) 2008 - 2012, Advanced Micro Devices, Inc. |
| 18 | * All rights reserved. |
| 19 | * |
| 20 | * Redistribution and use in source and binary forms, with or without |
| 21 | * modification, are permitted provided that the following conditions are met: |
| 22 | * * Redistributions of source code must retain the above copyright |
| 23 | * notice, this list of conditions and the following disclaimer. |
| 24 | * * Redistributions in binary form must reproduce the above copyright |
| 25 | * notice, this list of conditions and the following disclaimer in the |
| 26 | * documentation and/or other materials provided with the distribution. |
| 27 | * * Neither the name of Advanced Micro Devices, Inc. nor the names of |
| 28 | * its contributors may be used to endorse or promote products derived |
| 29 | * from this software without specific prior written permission. |
| 30 | * |
| 31 | * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND |
| 32 | * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED |
| 33 | * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE |
| 34 | * DISCLAIMED. IN NO EVENT SHALL ADVANCED MICRO DEVICES, INC. BE LIABLE FOR ANY |
| 35 | * DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES |
| 36 | * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; |
| 37 | * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND |
| 38 | * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT |
| 39 | * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS |
| 40 | * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. |
zbao | 7d94cf9 | 2012-07-02 14:19:14 +0800 | [diff] [blame] | 41 | * *************************************************************************** |
| 42 | * |
| 43 | */ |
| 44 | |
| 45 | #include "AGESA.h" |
| 46 | #include "AdvancedApi.h" |
| 47 | #include "mport.h" |
| 48 | #include "ma.h" |
| 49 | #include "Ids.h" |
| 50 | #include "cpuFamRegisters.h" |
| 51 | #include "cpuRegisters.h" |
| 52 | #include "mm.h" |
| 53 | #include "mn.h" |
| 54 | #include "mp.h" |
| 55 | #include "Filecode.h" |
| 56 | |
| 57 | CODE_GROUP (G3_DXE) |
| 58 | RDATA_GROUP (G3_DXE) |
| 59 | |
| 60 | |
| 61 | |
| 62 | #define FILECODE PROC_MEM_PS_TN_MPTN3_FILECODE |
| 63 | /*---------------------------------------------------------------------------- |
| 64 | * DEFINITIONS AND MACROS |
| 65 | * |
| 66 | *---------------------------------------------------------------------------- |
| 67 | */ |
| 68 | |
| 69 | /*---------------------------------------------------------------------------- |
| 70 | * TYPEDEFS AND STRUCTURES |
| 71 | * |
| 72 | *---------------------------------------------------------------------------- |
| 73 | */ |
| 74 | |
| 75 | /*---------------------------------------------------------------------------- |
| 76 | * PROTOTYPES OF LOCAL FUNCTIONS |
| 77 | * |
| 78 | *---------------------------------------------------------------------------- |
| 79 | */ |
| 80 | /* |
| 81 | *----------------------------------------------------------------------------- |
| 82 | * EXPORTED FUNCTIONS |
| 83 | * |
| 84 | *----------------------------------------------------------------------------- |
| 85 | */ |
| 86 | // |
| 87 | // Common tables of TN platform specific configuration |
| 88 | // |
| 89 | |
| 90 | // MR0[WR] |
| 91 | // Format : |
| 92 | // D18F2x22C_dct[1:0][Twr], MR0[WR] |
| 93 | // |
| 94 | CONST PSCFG_MR0WR_ENTRY TNMR0WR[] = { |
| 95 | {0x10, 0}, |
| 96 | {0x05, 1}, |
| 97 | {0x06, 2}, |
| 98 | {0x07, 3}, |
| 99 | {0x08, 4}, |
| 100 | {0x0A, 5}, |
| 101 | {0x0C, 6}, |
| 102 | {0x0E, 7} |
| 103 | }; |
| 104 | CONST PSC_TBL_ENTRY TNMR0WrTblEntry = { |
| 105 | {PSCFG_MR0WR, DT_DONT_CARE, NOD_DONT_CARE, {AMD_FAMILY_15_TN, (AMD_F15_OR_ALL | AMD_F15_TN_ALL | 0x0000000000100000ull) }, PT_DONT_CARE, DDR3_TECHNOLOGY}, |
| 106 | sizeof (TNMR0WR) / sizeof (PSCFG_MR0WR_ENTRY), |
| 107 | (VOID *)&TNMR0WR |
| 108 | }; |
| 109 | |
| 110 | // MR0[CL] |
| 111 | // Format : |
| 112 | // D18F2x200_dct[1:0][Tcl], MR0[CL][3:1], MR0[CL][0] |
| 113 | // |
| 114 | CONST PSCFG_MR0CL_ENTRY TNMR0CL[] = { |
| 115 | {0x05, 1, 0}, |
| 116 | {0x06, 2, 0}, |
| 117 | {0x07, 3, 0}, |
| 118 | {0x08, 4, 0}, |
| 119 | {0x09, 5, 0}, |
| 120 | {0x0A, 6, 0}, |
| 121 | {0x0B, 7, 0}, |
| 122 | {0x0C, 0, 1}, |
| 123 | {0x0D, 1, 1}, |
| 124 | {0x0E, 2, 1}, |
| 125 | {0x0F, 3, 1}, |
| 126 | {0x10, 4, 1} |
| 127 | }; |
| 128 | CONST PSC_TBL_ENTRY TNMR0CLTblEntry = { |
| 129 | {PSCFG_MR0CL, DT_DONT_CARE, NOD_DONT_CARE, {AMD_FAMILY_15_TN, (AMD_F15_OR_ALL | AMD_F15_TN_ALL | 0x0000000000100000ull) }, PT_DONT_CARE, DDR3_TECHNOLOGY}, |
| 130 | sizeof (TNMR0CL) / sizeof (PSCFG_MR0CL_ENTRY), |
| 131 | (VOID *)&TNMR0CL |
| 132 | }; |
| 133 | |
| 134 | // ODT pattern |
| 135 | // Format: |
| 136 | // Dimm0, Dimm1 RdODTCSHigh, RdODTCSLow, WrODTCSHigh, WrODTCSLow |
| 137 | // |
| 138 | STATIC CONST PSCFG_2D_ODTPAT_ENTRY TNOdtPat[] = { |
| 139 | {NP, DIMM_SR, 0x00000000, 0x00000000, 0x00000000, 0x00040000}, |
| 140 | {NP, DIMM_DR, 0x00000000, 0x00000000, 0x00000000, 0x08040000}, |
| 141 | {DIMM_SR, NP, 0x00000000, 0x00000000, 0x00000000, 0x00000001}, |
| 142 | {DIMM_DR, NP, 0x00000000, 0x00000000, 0x00000000, 0x00000201}, |
| 143 | {DIMM_SR + DIMM_DR, DIMM_SR + DIMM_DR, 0x00000000, 0x01010404, 0x00000000, 0x09050605} |
| 144 | }; |
| 145 | CONST PSC_TBL_ENTRY TNOdtPatTblEnt = { |
| 146 | {PSCFG_ODT_PAT_2D, DT_DONT_CARE, NOD_DONT_CARE, {AMD_FAMILY_15_TN, (AMD_F15_OR_ALL | AMD_F15_TN_ALL | 0x0000000000100000ull) }, PT_DONT_CARE, DDR3_TECHNOLOGY}, |
| 147 | sizeof (TNOdtPat) / sizeof (PSCFG_2D_ODTPAT_ENTRY), |
| 148 | (VOID *)&TNOdtPat |
| 149 | }; |
| 150 | |
| 151 | // |
| 152 | // CKE tri-state |
| 153 | // |
| 154 | STATIC CONST UINT8 ROMDATA TNDdr3CKETri[] = {0xFF, 0xFF}; |
| 155 | CONST PSC_TBL_ENTRY TNDdr3CKETriEnt = { |
| 156 | {PSCFG_CKETRI, DT_DONT_CARE, NOD_DONT_CARE, {AMD_FAMILY_15_TN, (AMD_F15_OR_ALL | AMD_F15_TN_ALL | 0x0000000000100000ull) }, PT_DONT_CARE, DDR3_TECHNOLOGY}, |
| 157 | sizeof (TNDdr3CKETri) / sizeof (UINT8), |
| 158 | (VOID *)&TNDdr3CKETri |
| 159 | }; |