blob: 1735876c9eb7c9b00903b6c064057a5a890eebaf [file] [log] [blame]
zbao7d94cf92012-07-02 14:19:14 +08001/* $NoKeywords:$ */
2/**
3 * @file
4 *
5 * mnS3tn.h
6 *
7 * S3 resume memory related function for TN.
8 *
9 * @xrefitem bom "File Content Label" "Release Content"
10 * @e project: AGESA
11 * @e sub-project: (Mem/NB/TN)
12 * @e \$Revision: 63425 $ @e \$Date: 2011-12-22 11:24:10 -0600 (Thu, 22 Dec 2011) $
13 *
14 **/
15/*****************************************************************************
16*
Siyuan Wang641f00c2013-06-08 11:50:55 +080017 * Copyright (c) 2008 - 2012, Advanced Micro Devices, Inc.
18 * All rights reserved.
19 *
20 * Redistribution and use in source and binary forms, with or without
21 * modification, are permitted provided that the following conditions are met:
22 * * Redistributions of source code must retain the above copyright
23 * notice, this list of conditions and the following disclaimer.
24 * * Redistributions in binary form must reproduce the above copyright
25 * notice, this list of conditions and the following disclaimer in the
26 * documentation and/or other materials provided with the distribution.
27 * * Neither the name of Advanced Micro Devices, Inc. nor the names of
28 * its contributors may be used to endorse or promote products derived
29 * from this software without specific prior written permission.
30 *
31 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
32 * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
33 * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
34 * DISCLAIMED. IN NO EVENT SHALL ADVANCED MICRO DEVICES, INC. BE LIABLE FOR ANY
35 * DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
36 * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
37 * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND
38 * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
39 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
40 * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
zbao7d94cf92012-07-02 14:19:14 +080041* ***************************************************************************
42*
43*/
44
45#ifndef _MNS3TN_H_
46#define _MNS3TN_H_
47
48/*----------------------------------------------------------------------------
49 * Mixed (DEFINITIONS AND MACROS / TYPEDEFS, STRUCTURES, ENUMS)
50 *
51 *----------------------------------------------------------------------------
52 */
53/// ID for register list of TN
54typedef enum {
55 PCI_LST_ESR_TN, ///< Assign 0x0000 for PCI register list for pre exit self refresh.
56 PCI_LST_TN, ///< Assign 0x0001 for PCI register list for post exist self refresh.
57 CPCI_LST_ESR_TN, ///< Assign 0x0002 for conditional PCI register list for pre exit self refresh.
58 CPCI_LST_TN, ///< Assign 0x0003 for conditional PCI register list for post exit self refresh.
59 MSR_LST_ESR_TN, ///< Assign 0x0004 for MSR register list for pre exit self refresh.
60 MSR_LST_TN, ///< Assign 0x0005 for MSR register list for post exit self refresh.
61 CMSR_LST_ESR_TN, ///< Assign 0x0006 for conditional MSR register list for pre exit self refresh.
62 CMSR_LST_TN ///< Assign 0x0007 for conditional MSR register list for post exit self refresh.
63} RegisterListIDTN;
64
65/*-----------------------------------------------------------------------------
66 * DEFINITIONS AND MACROS
67 *
68 *-----------------------------------------------------------------------------
69 */
70#define SET_S3_NB_PSTATE_OFFSET(Offset, NBPstate) ((NBPstate << 10) | Offset)
71
72/*----------------------------------------------------------------------------
73 * TYPEDEFS, STRUCTURES, ENUMS
74 *
75 *----------------------------------------------------------------------------
76 */
77
78/*----------------------------------------------------------------------------
79 * FUNCTIONS PROTOTYPE
80 *
81 *----------------------------------------------------------------------------
82 */
83
84#endif //_MNS3TN_H_