Jeremy Soller | 976e09b | 2023-03-24 08:48:37 -0600 | [diff] [blame^] | 1 | /* SPDX-License-Identifier: GPL-2.0-only */ |
| 2 | |
| 3 | #include <mainboard/gpio.h> |
| 4 | #include <soc/gpio.h> |
| 5 | |
| 6 | static const struct pad_config gpio_table[] = { |
| 7 | /* ------- GPIO Group GPD ------- */ |
| 8 | PAD_CFG_NF(GPD0, UP_20K, PWROK, NF1), // PM_BATLOW# |
| 9 | PAD_CFG_NF(GPD1, NATIVE, PWROK, NF1), // AC_PRESENT |
| 10 | PAD_CFG_NF(GPD2, NATIVE, PWROK, NF1), // LAN_WAKEUP# |
| 11 | PAD_CFG_NF(GPD3, UP_20K, PWROK, NF1), // PWR_BTN# |
| 12 | PAD_CFG_NF(GPD4, NONE, PWROK, NF1), // SUSB#_PCH |
| 13 | PAD_CFG_NF(GPD5, NONE, PWROK, NF1), // SUSC#_PCH |
| 14 | PAD_CFG_NF(GPD6, NONE, PWROK, NF1), // SLP_A# |
| 15 | PAD_CFG_GPO(GPD7, 0, DEEP), // GPD_7 (Strap 16) |
| 16 | PAD_CFG_NF(GPD8, NONE, PWROK, NF1), // SUS_CLK |
| 17 | PAD_CFG_GPO(GPD9, 0, PWROK), // SLP_WLAN# |
| 18 | PAD_CFG_NF(GPD10, NONE, PWROK, NF1), // SLP_S5# |
| 19 | PAD_CFG_NF(GPD11, NONE, PWROK, NF1), // LAN_DISABLE# |
| 20 | |
| 21 | /* ------- GPIO Group GPP_A ------- */ |
| 22 | PAD_CFG_NF(GPP_A0, UP_20K, DEEP, NF1), // ESPI_IO0_EC |
| 23 | PAD_CFG_NF(GPP_A1, UP_20K, DEEP, NF1), // ESPI_IO1_EC |
| 24 | PAD_CFG_NF(GPP_A2, UP_20K, DEEP, NF1), // ESPI_IO2_EC |
| 25 | PAD_CFG_NF(GPP_A3, UP_20K, DEEP, NF1), // ESPI_IO3_EC |
| 26 | PAD_CFG_NF(GPP_A4, UP_20K, DEEP, NF1), // ESPI_CS_EC# |
| 27 | PAD_CFG_NF(GPP_A5, UP_20K, DEEP, NF1), // SERIRQ_ESPI_ALERT0 |
| 28 | PAD_NC(GPP_A6, NONE), |
| 29 | PAD_NC(GPP_A7, NONE), |
| 30 | PAD_NC(GPP_A8, NONE), |
| 31 | PAD_CFG_NF(GPP_A9, DN_20K, DEEP, NF1), // ESPI_CLK_EC |
| 32 | PAD_CFG_NF(GPP_A10, NONE, DEEP, NF1), // ESPI_RESET# |
| 33 | PAD_NC(GPP_A11, NONE), |
| 34 | PAD_CFG_NF(GPP_A12, UP_20K, DEEP, NF1), // SATAGP1 |
| 35 | PAD_CFG_GPO(GPP_A13, 1, PLTRST), // BT_EN |
| 36 | //PAD_CFG_GPO(GPP_A14, 0, DEEP), // DGPU_PWR_EN |
| 37 | _PAD_CFG_STRUCT(GPP_A15, 0x46880100, 0x0000), // DP_E_HPD |
| 38 | PAD_NC(GPP_A16, NONE), // USB_OC3# |
| 39 | PAD_CFG_GPI_INT(GPP_A17, NONE, PLTRST, LEVEL), // TP_ATTN# |
| 40 | _PAD_CFG_STRUCT(GPP_A18, 0x46880100, 0x0000), // HDMI_HPD |
| 41 | PAD_CFG_GPI(GPP_A19, NONE, DEEP), // DGPU_PWRGD_R |
| 42 | PAD_CFG_GPI(GPP_A20, NONE, PLTRST), // PEG_WAKE# |
| 43 | PAD_NC(GPP_A21, NONE), |
| 44 | PAD_NC(GPP_A22, NONE), |
| 45 | PAD_NC(GPP_A23, NONE), |
| 46 | |
| 47 | /* ------- GPIO Group GPP_B ------- */ |
| 48 | PAD_CFG_NF(GPP_B0, NONE, DEEP, NF1), // VCCIN_AUX_VID0 |
| 49 | PAD_CFG_NF(GPP_B1, NONE, DEEP, NF1), // VCCIN_AUX_VID1 |
| 50 | //PAD_CFG_GPO(GPP_B2, 0, DEEP), // DGPU_RST#_PCH |
| 51 | PAD_CFG_GPI(GPP_B3, NONE, DEEP), // SCI# |
| 52 | PAD_CFG_GPI(GPP_B4, NONE, DEEP), // SWI# |
| 53 | PAD_NC(GPP_B5, NONE), |
| 54 | PAD_NC(GPP_B6, NONE), |
| 55 | PAD_NC(GPP_B7, NONE), |
| 56 | PAD_NC(GPP_B8, NONE), |
| 57 | //PAD_CFG_GPO(GPP_B9, 0, DEEP), |
| 58 | //PAD_CFG_GPO(GPP_B10, 0, DEEP), |
| 59 | PAD_CFG_NF(GPP_B11, NONE, PWROK, NF1), // TBTA-PCH_I2C_INT |
| 60 | PAD_CFG_NF(GPP_B12, NONE, DEEP, NF1), // SLP_S0# |
| 61 | PAD_CFG_NF(GPP_B13, NONE, DEEP, NF1), // PLT_RST# |
| 62 | _PAD_CFG_STRUCT(GPP_B14, 0x44001100, 0x0000), // SATA_LED# |
| 63 | PAD_NC(GPP_B15, NONE), |
| 64 | PAD_NC(GPP_B16, NONE), |
| 65 | PAD_NC(GPP_B17, NONE), |
| 66 | PAD_CFG_GPO(GPP_B18, 0, DEEP), // Strap 2 of 24 |
| 67 | //PAD_CFG_GPO(GPP_B19, 0, DEEP), |
| 68 | //PAD_CFG_GPO(GPP_B20, 0, DEEP), |
| 69 | //PAD_CFG_GPO(GPP_B21, 0, DEEP), |
| 70 | //PAD_CFG_GPO(GPP_B22, 0, DEEP), |
| 71 | PAD_CFG_GPO(GPP_B23, 0, DEEP), // Strap 8 of 24 |
| 72 | |
| 73 | /* ------- GPIO Group GPP_C ------- */ |
| 74 | PAD_CFG_NF(GPP_C0, NONE, DEEP, NF1), // SMB_CLK |
| 75 | PAD_CFG_NF(GPP_C1, NONE, DEEP, NF1), // SMB_DATA |
| 76 | PAD_CFG_GPO(GPP_C2, 1, PLTRST), // SATA_M2_PWR_EN1 |
| 77 | PAD_CFG_NF(GPP_C3, NONE, DEEP, NF1), // SML0_CLK |
| 78 | PAD_CFG_NF(GPP_C4, NONE, DEEP, NF1), // SML0_DATA |
| 79 | PAD_CFG_GPO(GPP_C5, 0, DEEP), // Strap 4 of 24 |
| 80 | PAD_CFG_NF(GPP_C6, NONE, DEEP, NF1), // SML1_CLK |
| 81 | PAD_CFG_NF(GPP_C7, NONE, DEEP, NF1), // SML1_DATA |
| 82 | //PAD_NC(GPP_C8, NONE), |
| 83 | //PAD_NC(GPP_C9, NONE), |
| 84 | //PAD_NC(GPP_C10, NONE), |
| 85 | //PAD_NC(GPP_C11, NONE), |
| 86 | //PAD_NC(GPP_C12, NONE), |
| 87 | //PAD_NC(GPP_C13, NONE), |
| 88 | //PAD_NC(GPP_C14, NONE), |
| 89 | //PAD_NC(GPP_C15, NONE), |
| 90 | //PAD_NC(GPP_C16, NONE), |
| 91 | //PAD_NC(GPP_C17, NONE), |
| 92 | //PAD_NC(GPP_C18, NONE), |
| 93 | //PAD_NC(GPP_C19, NONE), |
| 94 | //PAD_NC(GPP_C20, NONE), |
| 95 | //PAD_NC(GPP_C21, NONE), |
| 96 | //PAD_NC(GPP_C22, NONE), |
| 97 | //PAD_NC(GPP_C23, NONE), |
| 98 | |
| 99 | /* ------- GPIO Group GPP_D ------- */ |
| 100 | PAD_CFG_GPO(GPP_D0, 1, DEEP), // SB_BLON |
| 101 | PAD_CFG_GPI(GPP_D1, NONE, DEEP), // SB_KBCRST# |
| 102 | PAD_CFG_GPO(GPP_D2, 0, DEEP), // ROM_I2C_EN |
| 103 | PAD_NC(GPP_D3, NONE), |
| 104 | PAD_CFG_GPI(GPP_D4, NONE, DEEP), // PS8461_SW |
| 105 | //PAD_CFG_NF(GPP_D5, NONE, DEEP, NF1), // PEX4_SSD_CLKREQ# |
| 106 | //PAD_CFG_NF(GPP_D6, NONE, DEEP, NF1), // SSD_CLKREQ# |
| 107 | //PAD_CFG_NF(GPP_D7, NONE, DEEP, NF1), // WLAN_CLKREQ# |
| 108 | //PAD_CFG_NF(GPP_D8, NONE, DEEP, NF1), // PEQ_CLKREQ# |
| 109 | PAD_NC(GPP_D9, NONE), |
| 110 | PAD_CFG_GPO(GPP_D10, 0, DEEP), // Strap 6 of 24 |
| 111 | PAD_NC(GPP_D11, NONE), |
| 112 | PAD_CFG_GPI(GPP_D12, NATIVE, DEEP), // Strap 7 of 24 |
| 113 | PAD_CFG_GPI(GPP_D13, NONE, DEEP), // WLAN_WAKEUP# |
| 114 | PAD_CFG_GPO(GPP_D14, 1, PLTRST), // SATA_M2_PWR_EN2 |
| 115 | PAD_NC(GPP_D15, NONE), |
| 116 | PAD_NC(GPP_D16, NONE), |
| 117 | PAD_NC(GPP_D17, NONE), |
| 118 | PAD_NC(GPP_D18, NONE), |
| 119 | PAD_NC(GPP_D19, NONE), |
| 120 | |
| 121 | /* ------- GPIO Group GPP_E ------- */ |
| 122 | PAD_CFG_GPI(GPP_E0, NONE, DEEP), // CNVI_WAKE# |
| 123 | //_PAD_CFG_STRUCT(GPP_E1, 0x40100100, 0x3000), // TPM_PIRQ# |
| 124 | PAD_CFG_GPI(GPP_E2, NONE, DEEP), // BOARD_ID2 |
| 125 | PAD_CFG_GPO(GPP_E3, 1, PLTRST), // PCH_WLAN_EN |
| 126 | PAD_CFG_GPO(GPP_E4, 0, PLTRST), // TBT_FORCE_PWR |
| 127 | PAD_NC(GPP_E5, NONE), |
| 128 | PAD_CFG_GPO(GPP_E6, 0, DEEP), // Strap 12 of 24 |
| 129 | PAD_CFG_GPI(GPP_E7, NONE, DEEP), // SMI# |
| 130 | PAD_CFG_GPO(GPP_E8, 0, DEEP), // SLP_DRAM# |
| 131 | PAD_CFG_NF(GPP_E9, NONE, DEEP, NF1), // USB_OC0# |
| 132 | PAD_NC(GPP_E10, NONE), |
| 133 | PAD_CFG_GPI(GPP_E11, NONE, DEEP), // BOARD_ID1 |
| 134 | PAD_CFG_GPO(GPP_E12, 0, DEEP), // TP_ATTN# |
| 135 | PAD_CFG_GPI(GPP_E13, NONE, DEEP), // BOARD_ID4 |
| 136 | PAD_CFG_NF(GPP_E14, NONE, DEEP, NF1), // PCH_EDP_HPD |
| 137 | PAD_NC(GPP_E15, NONE), |
| 138 | PAD_NC(GPP_E16, NONE), |
| 139 | PAD_CFG_GPI(GPP_E17, NONE, DEEP), // BOARD_ID3 |
| 140 | PAD_NC(GPP_E18, NATIVE), // TBT_LSX0_TXD |
| 141 | PAD_NC(GPP_E19, NATIVE), // TBT_LSX0_RXD |
| 142 | PAD_NC(GPP_E20, NONE), |
| 143 | PAD_CFG_GPO(GPP_E21, 0, DEEP), // Strap 14 of 24 |
| 144 | PAD_NC(GPP_E22, NONE), |
| 145 | PAD_NC(GPP_E23, NONE), |
| 146 | |
| 147 | /* ------- GPIO Group GPP_F ------- */ |
| 148 | PAD_CFG_NF(GPP_F0, NONE, DEEP, NF1), // CNVI_BRI_DT |
| 149 | PAD_CFG_NF(GPP_F1, UP_20K, DEEP, NF1), // CNVI_BRI_RSP |
| 150 | PAD_CFG_NF(GPP_F2, NONE, DEEP, NF1), // CNVI_RGI_DT |
| 151 | PAD_CFG_NF(GPP_F3, UP_20K, DEEP, NF1), // CNVI_RGI_RSP |
| 152 | PAD_CFG_NF(GPP_F4, NONE, DEEP, NF1), // CNVI_RF_RST# |
| 153 | //PAD_CFG_NF(GPP_F5, NONE, DEEP, NF2), // XTAL_CLKREQ |
| 154 | PAD_CFG_NF(GPP_F6, NONE, DEEP, NF1), // CNVI_GNSS_PA_BLANKING |
| 155 | PAD_CFG_GPO(GPP_F7, 1, DEEP), // LAN_PLT_RST# |
| 156 | //PAD_CFG_GPO(GPP_F8, 0, DEEP), |
| 157 | PAD_NC(GPP_F9, NONE), |
| 158 | PAD_CFG_GPO(GPP_F10, 1, DEEP), // CARD_RTD3_RST# |
| 159 | PAD_NC(GPP_F11, NONE), |
| 160 | PAD_CFG_GPI(GPP_F12, NONE, PLTRST), // GPIO4_GC6_NVVDD_EN |
| 161 | PAD_CFG_GPI(GPP_F13, NONE, PLTRST), // GC6_FB_EN_PCH |
| 162 | PAD_NC(GPP_F14, NONE), |
| 163 | PAD_NC(GPP_F15, NONE), |
| 164 | PAD_CFG_GPI(GPP_F16, NONE, PLTRST), // GPU_EVENT# |
| 165 | PAD_NC(GPP_F17, NONE), |
| 166 | PAD_NC(GPP_F18, NONE), |
| 167 | //PAD_CFG_NF(GPP_F19, NONE, DEEP, NF1), // LAN_CLKREQ# |
| 168 | PAD_CFG_GPO(GPP_F20, 1, PLTRST), // M2_CPU_SSD1_RST# |
| 169 | PAD_NC(GPP_F21, NONE), |
| 170 | PAD_NC(GPP_F22, NONE), |
| 171 | PAD_NC(GPP_F23, NONE), |
| 172 | |
| 173 | /* ------- GPIO Group GPP_H ------- */ |
| 174 | PAD_CFG_GPO(GPP_H0, 1, DEEP), // M2_PCH_SSD_RST# |
| 175 | PAD_CFG_GPO(GPP_H1, 0, DEEP), // Strap 22 of 24 |
| 176 | PAD_CFG_GPO(GPP_H2, 1, DEEP), // M2_WLAN_RST# |
| 177 | PAD_CFG_GPI(GPP_H3, NONE, DEEP), // TPM_DET |
| 178 | PAD_CFG_NF(GPP_H4, NONE, DEEP, NF1), // I2C_SDA_TP |
| 179 | PAD_CFG_NF(GPP_H5, NONE, DEEP, NF1), // I2C_SCL_TP |
| 180 | PAD_CFG_NF(GPP_H6, NONE, DEEP, NF1), // PCH_I2C_SDA |
| 181 | PAD_CFG_NF(GPP_H7, NONE, DEEP, NF1), // PCH_I2C_SCL |
| 182 | PAD_CFG_GPO(GPP_H8, 0, DEEP), // CNVI_MFUART2_RXD |
| 183 | PAD_CFG_GPO(GPP_H9, 0, DEEP), // CNVI_MFUART2_TXD |
| 184 | PAD_CFG_GPI(GPP_H10, NONE, DEEP), // UART0_RXD |
| 185 | PAD_CFG_GPI(GPP_H11, NONE, DEEP), // UART0_TXD |
| 186 | PAD_NC(GPP_H12, NONE), |
| 187 | PAD_CFG_GPI(GPP_H13, NONE, DEEP), // DEVSLP1 |
| 188 | //PAD_NC(GPP_H14, NONE), |
| 189 | PAD_NC(GPP_H15, NONE), |
| 190 | //PAD_NC(GPP_H16, NONE), |
| 191 | PAD_NC(GPP_H17, NONE), |
| 192 | PAD_CFG_NF(GPP_H18, NONE, DEEP, NF1), // CPU_C10_GATE# |
| 193 | PAD_NC(GPP_H19, NONE), |
| 194 | PAD_CFG_GPI(GPP_H20, NONE, DEEP), // BL_PWW_EN_EC |
| 195 | PAD_CFG_GPI(GPP_H21, NONE, DEEP), // PLVDD_RST_EC |
| 196 | PAD_CFG_GPO(GPP_H22, 0, DEEP), // MUX_CTRL_BIOS |
| 197 | //PAD_CFG_NF(GPP_H23, NONE, DEEP, NF2), // CARD_CLKREQ# |
| 198 | |
| 199 | /* ------- GPIO Group GPP_R ------- */ |
| 200 | PAD_CFG_NF(GPP_R0, NONE, DEEP, NF1), // HDA_BITCLK |
| 201 | PAD_CFG_NF(GPP_R1, NATIVE, DEEP, NF1), // HDA_SYNC |
| 202 | PAD_CFG_NF(GPP_R2, NATIVE, DEEP, NF1), // HDA_SDOUT |
| 203 | PAD_CFG_NF(GPP_R3, NATIVE, DEEP, NF1), // HDA_SDIN0 |
| 204 | PAD_CFG_NF(GPP_R4, NONE, DEEP, NF1), // AZ_RST#_R |
| 205 | PAD_NC(GPP_R5, NONE), |
| 206 | PAD_CFG_GPO(GPP_R6, 0, DEEP), // DMIC_CLK1 |
| 207 | PAD_CFG_GPO(GPP_R7, 0, DEEP), // DMIC_DATA1 |
| 208 | |
| 209 | /* ------- GPIO Group GPP_S ------- */ |
| 210 | PAD_NC(GPP_S0, NONE), |
| 211 | PAD_NC(GPP_S1, NONE), |
| 212 | PAD_NC(GPP_S2, NONE), |
| 213 | PAD_NC(GPP_S3, NONE), |
| 214 | PAD_NC(GPP_S4, NONE), |
| 215 | PAD_NC(GPP_S5, NONE), |
| 216 | PAD_NC(GPP_S6, NONE), |
| 217 | PAD_NC(GPP_S7, NONE), |
| 218 | |
| 219 | /* ------- GPIO Group GPP_T ------- */ |
| 220 | PAD_NC(GPP_T2, NONE), |
| 221 | PAD_NC(GPP_T3, NONE), |
| 222 | }; |
| 223 | |
| 224 | void mainboard_configure_gpios(void) |
| 225 | { |
| 226 | gpio_configure_pads(gpio_table, ARRAY_SIZE(gpio_table)); |
| 227 | } |