Gitiles
Code Review Sign In
review.coreboot.org / coreboot / 9631016660423d0585a1 / . / src / southbridge / intel / i82801ex / reset.c
blob: 9936892efea4b629855c9d0499d13e4d79d17c8e [file] [log] [blame]
Ronald G. Minnich182615d2004-08-24 16:20:46 +0000[diff] [blame]1#include <arch/io.h>
Myles Watson08e0fb82010-03-22 16:33:25 +0000[diff] [blame]2#include <reset.h>
Ronald G. Minnich182615d2004-08-24 16:20:46 +0000[diff] [blame]3
Myles Watson08e0fb82010-03-22 16:33:25 +0000[diff] [blame]4void hard_reset(void)
Ronald G. Minnich182615d2004-08-24 16:20:46 +0000[diff] [blame]5{
6 /* Try rebooting through port 0xcf9 */
7 outb((0 <<3)|(1<<2)|(1<<1), 0xcf9);
8}