blob: 12eb62524ff31a8dfebf5843ff67a7adf4e1d66e [file] [log] [blame]
Frank Vibrans6b4674e2011-02-14 18:56:10 +00001/*
2 * This file is part of the coreboot project.
3 *
4 * Copyright (C) 2011 Advanced Micro Devices, Inc.
5 *
6 * This program is free software; you can redistribute it and/or modify
7 * it under the terms of the GNU General Public License as published by
8 * the Free Software Foundation; version 2 of the License.
9 *
10 * This program is distributed in the hope that it will be useful,
11 * but WITHOUT ANY WARRANTY; without even the implied warranty of
12 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
13 * GNU General Public License for more details.
Frank Vibrans6b4674e2011-02-14 18:56:10 +000014 */
15
16#ifndef CPU_AMD_FAM14_H
17#define CPU_AMD_FAM14_H
18
19#include <cpu/x86/msr.h>
20
21#define HWCR_MSR 0xC0010015
22#define NB_CFG_MSR 0xC001001f
23#define LS_CFG_MSR 0xC0011020
24#define IC_CFG_MSR 0xC0011021
25#define DC_CFG_MSR 0xC0011022
26#define BU_CFG_MSR 0xC0011023
27#define BU_CFG2_MSR 0xC001102A
28
29#define CPU_ID_FEATURES_MSR 0xC0011004
Paul Menzel8048e742013-05-13 18:22:23 +020030#define CPU_ID_EXT_FEATURES_MSR 0xC0011005
Frank Vibrans6b4674e2011-02-14 18:56:10 +000031
Frank Vibrans6b4674e2011-02-14 18:56:10 +000032#if defined(__PRE_RAM__)
33void wait_all_core0_started(void);
34void wait_all_other_cores_started(u32 bsp_apicid);
35void wait_all_aps_started(u32 bsp_apicid);
36void allow_all_aps_stop(u32 bsp_apicid);
37#endif
efdesign9878834b72011-08-04 16:18:16 -060038void get_bus_conf(void);
39u32 get_initial_apicid(void);
Frank Vibrans6b4674e2011-02-14 18:56:10 +000040
41#endif /* CPU_AMD_FAM14_H */