Gitiles
Code Review Sign In
review.coreboot.org / coreboot / 9631016660423d0585a1 / . / src / cpu / amd / socket_S1G1 / Kconfig
blob: 3338677e5a85f20472a1318ce7fa9ff946fa02c3 [file] [log] [blame]
Cristi Magherusan7ec3f672009-08-27 22:19:23 +0000[diff] [blame]1config CPU_AMD_SOCKET_S1G1
Martin Roth595e7772015-04-26 18:53:26 -0600[diff] [blame]2 bool
Stefan Reinauerd4d0a452010-09-30 07:56:12 +0000[diff] [blame]3
4if CPU_AMD_SOCKET_S1G1
5
6config SOCKET_SPECIFIC_OPTIONS
7 def_bool y
Patrick Georgi5e548712009-09-29 14:38:10 +0000[diff] [blame]8 select K8_REV_F_SUPPORT
9 select K8_HT_FREQ_1G_SUPPORT
Myles Watson20d5c2e2009-10-01 16:24:58 +0000[diff] [blame]10 select CPU_AMD_MODEL_FXX
Aaron Durbin57686f82013-03-20 15:50:59 -0500[diff] [blame]11 select X86_AMD_FIXED_MTRRS
Cristi Magherusan7ec3f672009-08-27 22:19:23 +0000[diff] [blame]12
13config CPU_SOCKET_TYPE
14 hex
15 default 0x12
Cristi Magherusan7ec3f672009-08-27 22:19:23 +0000[diff] [blame]16
Cristi Magherusan7ec3f672009-08-27 22:19:23 +0000[diff] [blame]17#DDR2 and REG, S1G1
18config DIMM_SUPPORT
19 hex
20 default 0x0204
Cristi Magherusan7ec3f672009-08-27 22:19:23 +0000[diff] [blame]21
Stefan Reinauerd4d0a452010-09-30 07:56:12 +0000[diff] [blame]22config DCACHE_RAM_BASE
23 hex
24 default 0xc8000
25
26config DCACHE_RAM_SIZE
27 hex
28 default 0x08000
29
Timothy Pearsonb5e46552015-06-02 13:47:36 -0500[diff] [blame]30config DCACHE_BSP_STACK_SIZE
31 hex
32 default 0x2000
33
Timothy Pearsonfb39f822015-06-02 20:25:03 -0500[diff] [blame]34config DCACHE_BSP_STACK_SLUSH
35 hex
36 default 0x1000
37
Timothy Pearsonb5e46552015-06-02 13:47:36 -0500[diff] [blame]38config DCACHE_AP_STACK_SIZE
39 hex
40 default 0x400
41
Stefan Reinauerd4d0a452010-09-30 07:56:12 +0000[diff] [blame]42endif